

1 Introduction

The aXiom AX54A-Force is an Automotive Qualified Capacitive Force-sensing controller with the very highest performance, for use in demanding applications across markets such as Automotive, Industrial, White Goods and Medical.

The high performance acquisition engine enables the controller to measure up to Capacitive Displacement/Force Sensors concurrently, to detect micron-scale movements of mechanical structures. This makes it ideal as a companion chip for In-cell Touch Panels, providing the host with information about how hard a user is pressing on the cover glass, during touch events sensed by the In-cell controller. Sample rates up to 500Hz make it more than fast enough to track user pressure inputs. Combined with TouchNetix's patented multi-force algorithms, the AX54A-Force can be used to provide the host with raw data, that can discriminate different pressures on multiple fingers at the same time, enabling more sophisticated UI's or to reject false inputs.




Figure 1-1: aXiom Force Sensing

A WindowsTM based software package, TouchHub2, is provided with the AX54A-Force to ease design and tuning tasks. This allows the designer to input simplified design choices and enables TouchHub2 to automatically create optimized tuning configurations.

Features at a Glance

Force Controller

- Ultra high SNR: >80dB.
- Displacement measured using capacitive transducer.
- Supports up to 16 force sensing channels.
- Can detect displacement of cover lens <10um.
- Sampling rate up to 500Hz.
- Supports multi-force.
- Force sensing can work alongside In-cell touch.

Haptic Trigger

- User definable force based haptics.
- Configurable event actions.
- Trigger uses master I²C or GPIO output to 3rd party driver chip.

General

- Register based tuning with non-volatile configuration storage.
- Field upgradable firmware.
- Sophisticated Built-In-Self-Test routines and diagnostics.
- Automotive AEC-Q100 grade 2 qualified.
- -40° C to $+105^{\circ}$ C ambient operating temperature.
- Available in QFN88 package with side wettable flanks.
- TouchHub2 evaluation and support software for design and tuning.



2 Ordering Information

Device	Package	Part Number	Shipping
AX54A-Force QFN88 Industrial	QFN88 10x10x0.9mm 0.4 Pitch Side Wettable Flanks	838-021021	168 devices per tray
AX54A-Force QFN88 Automotive	QFN88 10x10x0.9mm 0.4 Pitch Side Wettable Flanks	838-021020	168 devices per tray

NOTE: These devices will arrive with default bootloader and firmware installed, you will then need to load your chosen firmware version once mounted on your PCB.



Contents

1	Introduction	1
2	Ordering Information	2
3	Device Pinout 3.1 Pin Map 3.1.1 QFN88 3.2 Pin Table 3.2.1 QFN88	7
4	Pin Descriptions 4.1 DNC 4.2 VDDA 4.3 CDS015 4.4 REFCAP015 4.5 VDDI 4.6 GND 4.7 SLVnIRQ / LINen 4.8 SLVSDA / SCK / RX 4.9 SLVSCL / nSS / TX 4.10 SLVI2CADDRSEL / MOSI 4.11 nSLVI2C / MISO 4.12 MSTCOMMS0 4.13 MSTCOMMS1 4.14 MSTCOMMS2 4.15 MSTCOMMS3 4.16 GPIO02 4.17 DNC 4.18 nRESET 4.19 VDDC 4.20 SHIELD	10 10 10 10 10 11 11 11 11 11 12 12 12 12 12
5	Reference Schematic	13
6	Sensing 6.1 Sensing Overview 6.2 Force Sensing 6.3 EMC Features	16
7	Host Interfaces 7.1 Available Interfaces 7.2 Mode Selection 7.3 Slave I ² C Mode 7.3.1 Slave Address Selection 7.3.2 Connections 7.3.2 Connections 7.3.3 I ² C Protocol 7.4 Slave SPI Mode 7.4.1 Device Selection 7.4.2 Connections 7.4.3 SPI Protocol 7.5 Slave LIN Mode	19 20 20 20 20 21 21 21 21
8	Haptics	23
9	Programming Model	24



aXiom AX54A-Force Datasheet

A.1 QFN88-10100904	10 Device Characteristics	25
10.2.1 Operating Conditions 26 10.2.2 Power Requirements 26 10.2.3 Power Sequencing 26 10.2.4 Startup Time 26 10.2.5 Reduced Power Mode 27 10.2.6 CMOS I/O Characteristics 28 10.2.7 Slave I²C Characteristics 29 10.2.8 Slave SPI Characteristics 30 10.2.9 Master I²C Characteristics 31 10.2.10 Capacitance Ranges and Drive Limits 32 10.2.11 Non-volatile Memory Characteristics 33 10.2.12 Device BIST Capabilities 34 10.2.13 Sensor BIST Capabilities 34 10.2.13 Sensor BIST Capabilities 34 A.1 QFN88-10100904 35 A.1.1 Package Information 35 A.1.2 Footprint Information 36 A.1.3 Layout and Routing Considerations for VDDA tracks 37 Appendix B References 38 Appendix C Legal Copyright and Disclaimer 39	10.1 Absolute Maximum Ratings	25
10.2.2 Power Requirements 26 10.2.3 Power Sequencing 26 10.2.4 Startup Time 26 10.2.5 Reduced Power Mode 27 10.2.6 CMOS I/O Characteristics 28 10.2.7 Slave I ² C Characteristics 28 10.2.8 Slave SPI Characteristics 30 10.2.9 Master I ² C Characteristics 31 10.2.10 Capacitance Ranges and Drive Limits 32 10.2.11 Non-volatile Memory Characteristics 33 10.2.12 Device BIST Capabilities 34 10.2.13 Sensor BIST Capabilities 34 Appendix A Package Drawings 35 A.1. QFN88-10100904 35 A.1.1 Package Information 35 A.1.2 Footprint Information 36 A.1.3 Layout and Routing Considerations for VDDA tracks 37 Appendix B References 38 Appendix C Legal Copyright and Disclaimer 39	10.2 Operational Ratings	26
10.2.2 Power Requirements 26 10.2.3 Power Sequencing 26 10.2.4 Startup Time 26 10.2.5 Reduced Power Mode 27 10.2.6 CMOS I/O Characteristics 28 10.2.7 Slave I ² C Characteristics 28 10.2.8 Slave SPI Characteristics 30 10.2.9 Master I ² C Characteristics 31 10.2.10 Capacitance Ranges and Drive Limits 32 10.2.11 Non-volatile Memory Characteristics 33 10.2.12 Device BIST Capabilities 34 10.2.13 Sensor BIST Capabilities 34 Appendix A Package Drawings 35 A.1. QFN88-10100904 35 A.1.1 Package Information 35 A.1.2 Footprint Information 36 A.1.3 Layout and Routing Considerations for VDDA tracks 37 Appendix B References 38 Appendix C Legal Copyright and Disclaimer 39	10.2.1 Operating Conditions	26
10.2.3 Power Sequencing 26 10.2.4 Startup Time 26 10.2.5 Reduced Power Mode 27 10.2.6 CMOS I/O Characteristics 28 10.2.7 Slave I ² C Characteristics 29 10.2.8 Slave SPI Characteristics 30 10.2.9 Master I ² C Characteristics 31 10.2.10 Capacitance Ranges and Drive Limits 32 10.2.11 Non-volatile Memory Characteristics 33 10.2.12 Device BIST Capabilities 34 10.2.13 Sensor BIST Capabilities 34 10.2.13 Sensor BIST Capabilities 34 Appendix A Package Drawings 35 A.1.1 Package Information 35 A.1.2 Footprint Information 36 A.1.3 Layout and Routing Considerations for VDDA tracks 37 Appendix B References 38 Appendix C Legal Copyright and Disclaimer 39		
10.2.4 Startup Time 26 10.2.5 Reduced Power Mode 27 10.2.6 CMOS I/O Characteristics 28 10.2.7 Slave I ² C Characteristics 29 10.2.8 Slave SPI Characteristics 30 10.2.9 Master I ² C Characteristics 31 10.2.10 Capacitance Ranges and Drive Limits 32 10.2.11 Non-volatile Memory Characteristics 33 10.2.12 Device BIST Capabilities 34 10.2.13 Sensor BIST Capabilities 34 Appendix A Package Drawings 35 A.1 QFN88-10100904 35 A.1.1 Package Information 35 A.1.2 Footprint Information 36 A.1.3 Layout and Routing Considerations for VDDA tracks 37 Appendix B References 38 Appendix C Legal Copyright and Disclaimer 39 39		
10.2.6 CMOS I/O Characteristics 28 10.2.7 Slave I²C Characteristics 29 10.2.8 Slave SPI Characteristics 30 10.2.9 Master I²C Characteristics 31 10.2.10 Capacitance Ranges and Drive Limits 32 10.2.11 Non-volatile Memory Characteristics 33 10.2.12 Device BIST Capabilities 34 10.2.13 Sensor BIST Capabilities 34 Appendix A Package Drawings 35 A.1 QFN88-10100904 35 A.1.1 Package Information 35 A.1.2 Footprint Information 36 A.1.3 Layout and Routing Considerations for VDDA tracks 37 Appendix B References 38 Appendix C Legal Copyright and Disclaimer 39		
10.2.7 Slave I²C Characteristics 29 10.2.8 Slave SPI Characteristics 30 10.2.9 Master I²C Characteristics 31 10.2.10 Capacitance Ranges and Drive Limits 32 10.2.11 Non-volatile Memory Characteristics 33 10.2.12 Device BIST Capabilities 34 10.2.13 Sensor BIST Capabilities 34 10.2.13 Sensor BIST Capabilities 34 Appendix A Package Drawings 35 A.1 QFN88-10100904 35 A.1.1 Package Information 35 A.1.2 Footprint Information 36 A.1.3 Layout and Routing Considerations for VDDA tracks 37 Appendix B References 38 Appendix C Legal Copyright and Disclaimer 39	10.2.5 Reduced Power Mode	27
10.2.7 Slave I²C Characteristics 29 10.2.8 Slave SPI Characteristics 30 10.2.9 Master I²C Characteristics 31 10.2.10 Capacitance Ranges and Drive Limits 32 10.2.11 Non-volatile Memory Characteristics 33 10.2.12 Device BIST Capabilities 34 10.2.13 Sensor BIST Capabilities 34 10.2.13 Sensor BIST Capabilities 34 Appendix A Package Drawings 35 A.1 QFN88-10100904 35 A.1.1 Package Information 35 A.1.2 Footprint Information 36 A.1.3 Layout and Routing Considerations for VDDA tracks 37 Appendix B References 38 Appendix C Legal Copyright and Disclaimer 39	10.2.6 CMOS I/O Characteristics	28
10.2.9 Master I²C Characteristics 31 10.2.10 Capacitance Ranges and Drive Limits 32 10.2.11 Non-volatile Memory Characteristics 33 10.2.12 Device BIST Capabilities 34 10.2.13 Sensor BIST Capabilities 34 Appendix A Package Drawings 35 A.1 QFN88-10100904 35 A.1.1 Package Information 35 A.1.2 Footprint Information 36 A.1.3 Layout and Routing Considerations for VDDA tracks 37 Appendix B References 38 Appendix C Legal Copyright and Disclaimer 39		
10.2.10 Capacitance Ranges and Drive Limits 10.2.11 Non-volatile Memory Characteristics 33 10.2.12 Device BIST Capabilities 34 10.2.13 Sensor BIST Capabilities 34 Appendix A Package Drawings 35 A.1 QFN88-10100904 36 A.1.1 Package Information 37 A.1.2 Footprint Information 38 A.1.2 Footprint Information 39 A.1.3 Layout and Routing Considerations for VDDA tracks 37 Appendix B References 38 Appendix C Legal Copyright and Disclaimer 39	10.2.8 Slave SPI Characteristics	30
10.2.11 Non-volatile Memory Characteristics 10.2.12 Device BIST Capabilities 34 10.2.13 Sensor BIST Capabilities 34 Appendix A Package Drawings 35 A.1 QFN88-10100904 A.1.1 Package Information 35 A.1.2 Footprint Information 36 A.1.3 Layout and Routing Considerations for VDDA tracks 37 Appendix B References 38 Appendix C Legal Copyright and Disclaimer 39		
10.2.11 Non-volatile Memory Characteristics 10.2.12 Device BIST Capabilities 34 10.2.13 Sensor BIST Capabilities 34 Appendix A Package Drawings 35 A.1 QFN88-10100904 A.1.1 Package Information 35 A.1.2 Footprint Information 36 A.1.3 Layout and Routing Considerations for VDDA tracks 37 Appendix B References 38 Appendix C Legal Copyright and Disclaimer 39	10.2.10 Capacitance Ranges and Drive Limits	32
10.2.12 Device BIST Capabilities 34 10.2.13 Sensor BIST Capabilities 34 Appendix A Package Drawings 35 A.1 QFN88-10100904 35 A.1.1 Package Information 35 A.1.2 Footprint Information 36 A.1.3 Layout and Routing Considerations for VDDA tracks 37 Appendix B References 38 Appendix C Legal Copyright and Disclaimer 39		
Appendix A Package Drawings 35 A.1 QFN88-10100904 35 A.1.1 Package Information 35 A.1.2 Footprint Information 36 A.1.3 Layout and Routing Considerations for VDDA tracks 37 Appendix B References 38 Appendix C Legal Copyright and Disclaimer 39		
A.1 QFN88-10100904 35 A.1.1 Package Information 35 A.1.2 Footprint Information 36 A.1.3 Layout and Routing Considerations for VDDA tracks 37 Appendix B References 38 Appendix C Legal Copyright and Disclaimer 39	10.2.13 Sensor BIST Capabilities	34
A.1 QFN88-10100904 35 A.1.1 Package Information 35 A.1.2 Footprint Information 36 A.1.3 Layout and Routing Considerations for VDDA tracks 37 Appendix B References 38 Appendix C Legal Copyright and Disclaimer 39	Appendix A Package Drawings	35
A.1.2 Footprint Information		35
A.1.3 Layout and Routing Considerations for VDDA tracks	A.1.1 Package Information	35
Appendix B References Appendix C Legal Copyright and Disclaimer 39	A.1.2 Footprint Information	36
Appendix C Legal Copyright and Disclaimer 39	A.1.3 Layout and Routing Considerations for VDDA tracks	37
	Appendix B References	38
Appendix D. Document History 40	Appendix C Legal Copyright and Disclaimer	39
	Appendix D Document History	40



List of Figures

1-1 aXiom Force Sensing		. 1
3.1.1-1 QFN88 Device Pinout (top view)		
5-1 Reference Schematic (QFN88)		
6.1-1 Acquisition Engine Frame Structure		
6.1-2 Simplified System Architecture		
6.1-3 Simplified Sensing Architecture		
6.2-1 Single-Force System Implementation, Non-segmented CDS		16
6.2-2 Multi-Force System with Four Force Channels, Quadrant-segmented CDS		
7.2-1 Communication Mode Selection		
7.3.2-1 Slave I ² C Connections		
7.4.2-1 Slave SPI Connections		
8-1 Master I ² C Connections to 3 rd Party Device(s)		
10.2.7-1 Typical I ² C Transaction and Parameters		
10.2.8-1 Typical SPI Transaction and Parameters		
A.1.1-1 Package Drawing		
A.1.2-1 Footprint Drawing		. 36
A.1.3-1 C-shaped power routing, balanced amongst all VDDA pins. Using AX198A as referen		
guidance can be applied to this device		. 37
A.1.3-2 Note the use of the widest possible tracking and multiple vias for all VDD tracks. U	Ising	
AX198A as reference, guidance can be applied to this device		. 37
List of Tables		
3.2.1-1 QFN88 Pin Table		. 8
3.2.1-2 Pin Classes		. 9
7.3.1-1 Slave I ² C Address Selection		
10.1-1 Absolute Maximum Ratings		
10.2.1-1 Operating Conditions		
10.2.2-1 Power Requirements		26
10.2.6-1 CMOS I/O Characteristics (1.8V)		. 20
10.2.6-2 CMOS I/O Characteristics (3.3V)		
10.2.7-1 Timings		
10.2.8-1 Timings		. JU
10.2.10-1 Capacitance Ranges and Drive Limits		
10.2.10-2 REFCAP Requirements		
10.2.11-1 Non-volatile Memory Characteristics		. 33



3 Device Pinout

- 3.1 Pin Map
- 3.1.1 QFN88




Figure 3.1.1-1: QFN88 Device Pinout (top view)

Doc: TNxD00396 Pg: 6 of 40 Rev: A5



3.2 Pin Table

3.2.1 QFN88

Pin Number	Name	Class	Domain	Function	If not required	Notes
1	DNC			Do not connect		
2	DNC			Do not connect		
3	DNC DNC			Do not connect		
5	DNC			Do not connect Do not connect		
6	DNC			Do not connect		
7	DNC			Do not connect		
8	DNC			Do not connect		
9	DNC			Do not connect		
10	DNC			Do not connect		
11 12	DNC DNC			Do not connect Do not connect		
13	DNC			Do not connect		
14	DNC			Do not connect		
15	DNC			Do not connect		
16	DNC			Do not connect		
17	DNC			Do not connect		
18 19	DNC DNC			Do not connect Do not connect		
20	DNC			Do not connect		
21	DNC			Do not connect		
22	DNC			Do not connect		
23	VDDA	PWR		Analogue supply	Not applicable	
24	CDS8	AIO	VDDA	Sense pin	Leave no connect	
25	REFCAP8	AIO	VDDA	Sense pin	Leave no connect	
26 27	CDS9	AIO	VDDA VDDA	Sense pin	Leave no connect	
28	REFCAP9 CDS10	AIO AIO	VDDA	Sense pin Sense pin	Leave no connect Leave no connect	
29	REFCAP10	AIO	VDDA	Sense pin	Leave no connect	
30	CDS11	AIO	VDDA	Sense pin	Leave no connect	
31	REFCAP11	AIO	VDDA	Sense pin	Leave no connect	
32	CDS12	AIO	VDDA	Sense pin	Leave no connect	
33	REFCAP12	AIO	VDDA	Sense pin	Leave no connect	
34 35	CDS13	AIO	VDDA	Sense pin	Leave no connect	
36	REFCAP13 CDS14	AIO AIO	VDDA VDDA	Sense pin Sense pin	Leave no connect Leave no connect	
37	REFCAP14	AIO	VDDA	Sense pin	Leave no connect	
38	CDS15	AIO	VDDA	Sense pin	Leave no connect	
39	REFCAP15	AIO	VDDA	Sense pin	Leave no connect	
40	VDDA	PWR		Analogue supply	Not applicable	
41	VDDI	PWR		I/O supply	Not applicable	
42	GND	PWR		Supply and signal reference	Not applicable	Degration additional pulling if your Optionally converse at UNI
43	SLVnIRQ / LINen	OD/O	VDDI	Slave report ready interrupt OR LIN transceiver enable.	Leave no connect	Requires additional pull up if used Optionally serves as LIN transceiver enable output.
44	CIVICDA I CCIVI DV	ODwpu	VDDI	Slave I ² C data OR SPI SCK	Net englis else	Requires additional pull up if using I ² C mode.
44	SLVSDA / SCK / RX	/ lwpu	VDDI	OR LIN RX.	Not applicable	Requires additional pull up if using IFC mode.
		ODwpu / O				
		(may		0112-0		_
45	SLVSCL / nSS / TX	change	VDDI	Slave I ² C clock OR SPI nSS OR LIN TX.	Not applicable	Requires additional pull up if using I ² C mode.
		to Iwpu during		ON ENT IN		
		startup).				
46	SLVI2CADDRSEL / MOSI	lwpu	VDDI	Slave I ² C address select OR	Not applicable	In I ² C mode, controls address. In SPI mode becomes
				SPI MOSI.	1101 04 000	MOSI input from host.
		lwpu (may				
47	nSLVI2C / MISO	change	VDDI	Slave I ² C mode OR SPI	Not applicable	Sampled at reset; if low selects I ² C mode, if high selects
47	TIGEVIZE / IVIIGO	to O	VDDI	MISO.	тог аррісавіе	SPI mode and becomes MISO output to host.
		during startup).				
48	MSTCOMMS0	0/1/	VDDI	Master Comms port	Leave no connect	
40	IVIOTOOIVIIVIOO	ODwpu	VUUI	wasier commis pon	rease no connect	
49	MSTCOMMS1	O/I/ ODwpu	VDDI	Master Comms port	Leave no connect	
		0/1/				
50	MSTCOMMS2	Odwpu	VDDI	Master Comms port	Leave no connect	
51	MSTCOMMS3	0/1	VDDI	Master Comms port	Leave no connect	
52	GPIO0	IOwpu	VDDI	General purpose I/O	Leave no connect	
53 54	VDDI GPIO1	PWR IOwpu	VDDI	I/O supply General purpose I/O	Not applicable Leave no connect	Optionally serves as HSYNC input.
54 55	GPIO1 GPIO2	lOwpu	VDDI	General purpose I/O General purpose I/O	Leave no connect	Optionally serves as HSYNC Input. Optionally serves as VSYNC/EXTSYNC input.
56	GND	PWR	,501	Supply and signal reference	Not applicable	Sprishary sortes as former Entering input.
57	GND	PWR		Supply and signal reference	Not applicable	
58	DNC			Do not connect		
59	GND	PWR		Supply and signal reference	Not applicable	
60	GND	PWR		Supply and signal reference	Not applicable	Manuscripto additional human and the Act OND C
61	nRESET	lwpu	VDDI	Hardware reset	Not applicable	May require additional bypass capacitor to GND for best EMC.
62	VDDI	PWR		I/O supply	Not applicable	E.I.G.
63	VDDC	PWR		Core supply		Output from internal LDO.
64	VDDA	PWR		Analogue supply	Not applicable	
65	DNC			Do not connect		

aXiom AX54A-Force Datasheet

Pin Number	Name	Class	Domain	Function	If not required	Notes
66	DNC			Do not connect		
67	DNC			Do not connect		
68	DNC			Do not connect		
69	DNC			Do not connect		
70	SHIELD	AO	VDDA	CDS shield pin	Not applicable	Shield driver for CDS sense pins.
71	REFCAP7	AIO	VDDA	Sense pin	Leave no connect	
72	CDS7	AIO	VDDA	Sense pin	Leave no connect	
73	REFCAP6	AIO	VDDA	Sense pin	Leave no connect	
74	CDS6	AIO	VDDA	Sense pin	Leave no connect	
75	REFCAP5	AIO	VDDA	Sense pin	Leave no connect	
76	CDS5	AIO	VDDA	Sense pin	Leave no connect	
77	REFCAP4	AIO	VDDA	Sense pin	Leave no connect	
78	CDS4	AIO	VDDA	Sense pin	Leave no connect	
79	REFCAP3	AIO	VDDA	Sense pin	Leave no connect	
80	CDS3	AIO	VDDA	Sense pin	Leave no connect	
81	REFCAP2	AIO	VDDA	Sense pin	Leave no connect	
82	CDS2	AIO	VDDA	Sense pin	Leave no connect	
83	REFCAP1	AIO	VDDA	Sense pin	Leave no connect	
84	CDS1	AIO	VDDA	Sense pin	Leave no connect	
85	REFCAP0	AIO	VDDA	Sense pin	Leave no connect	
86	CDS0	AIO	VDDA	Sense pin	Leave no connect	
87	GND	PWR		Supply and signal reference	Not applicable	
88	VDDA	PWR		Analogue supply	Not applicable	

Table 3.2.1-1: QFN88 Pin Table



Class	Description
PWR	Power pin
Al	Analogue input
AO	Analogue output
AIO	Analogue IO
I	CMOS input (no pull up)
lwpu	CMOS input with weak pull up ¹
0	CMOS push-pull output
ODwpu	CMOS Open drain with weak pull up ¹
OD	CMOS Open drain no pull up
Ю	CMOS input/output
lOwpu	CMOS input/output with weak pull up ¹

Table 3.2.1-2: Pin Classes

As a general convention, communication pin names are prefixed with "SLV" or "MST" to designate Slave or Master. Pin names with an "n" at the start of the function name designate an active-low signal e.g. MSTnIRQ is an active low interrupt from the Master. Also note that dual-mode pins are named (A) / (B), where (A) is the applicable name in the first mode and (B) in the second mode.

Doc: TNxD00396 Pg: 9 of 40 Rev: A5

¹Pull up/down intended as level keeper only.



4 Pin Descriptions

4.1 DNC

Do not connect. This pin has an internal connection to the device and must not be connected externally.

4.2 VDDA

The analogue sub-system's power supply connection, running at nominally 3.3V. Connect all VDDA pins to 3.3V. The VDDA supply must be low noise and well regulated. Each VDDA pin must have a parallel 1uF and 100nF ceramic capacitor within 2mm, bypassing to GND with a short low inductance PCB trace. An additional single bulk ceramic, tantalum or electrolytic capacitor of \geq 22uF is required on the VDDA supply. Under most conditions its is acceptable to share this supply with VDDI².

These pins have special layout considerations. See **Appendix A.1.3 Layout and Routing Considerations** for VDDA tracks for further details.

4.3 CDS0..15

The CDS channels are used for force sensing. A single channel force system uses only CDSO and REFCAPO. The routing and layout of the connections to these pins is critical and is described in a separate application note. See **Appendix B References**.

4.4 REFCAP0..15

Each CDS channel is internally refrenced against a capacitor connected from its associated REFCAP pin to GND. The capacitor is detailed in the Specifications section of this datasheet.

4.5 VDDI

The I/O sub-system's power supply connection, running at nominally 1.8V to 3.3V. Connect all VDDI pins to this supply. The VDDI supply is used to define the interface logic level used to communicate with the host, so must be sufficiently well regulated to ensure reliable high speed comms. Each VDDI pin must have a 100nF ceramic capacitor within 2mm, bypassing to GND with a short low inductance PCB trace. If the VDDA and VDDI supplies are separate, an additional single bulk ceramic, tantalum or electrolytic capacitor of ≥ 1 uF is required on the VDDI supply. Under most conditions it is OK to share this supply with VDDA, in which case route VDDI as a separate net and use a star point connection to VDDA to help to isolate noise on the two domains². CMOS I/O pins should never exceed the limitations stated in Table 10.1-1 (Vpc and Vpa) during power up, operation or power down. See **Appendix A.1.3 Layout and Routing Considerations for VDDA tracks** for further details.

4.6 GND

The OV power supply connection. Connect all GND pins to OV.

4.7 SLVnIRQ / LINen

The device generates an interrupt whenever it has a report waiting to be read by the host. The slave interrupt pin asserts low in this case. It returns to a Hi-Z state when no reports are pending (but is weakly pulled up). The action of the host reading a report is to consume that report, and when all reports have been consumed the pin returns to Hi-Z (wpu). In order to affect an acceptably fast low-to-high transition in the presence of parasitic capacitance, an external pull up of 1K to 10K is required. The host device should use *level* triggering to sense the interrupt. Note the optional use as an enable for an external LIN transceiver when in LIN mode.

Doc: TNxD00396 Pg: 10 of 40 Rev: A5

²Assuming the I/O level is 3.3V.



4.8 SLVSDA / SCK / RX

This pin serves different functions depending on the communication mode selected by the nSLVI2C pin:

Slave I^2C Mode: The pin serves as the I^2 C Data pin to connect to the host. It has a weak internal pull up which must be supplemented with a 1K to 10K pull up to achieve correct rise and fall times depending on capacitive loading.

Slave SPI Mode: This pin becomes the SPI SCK (clock) input from the host. In this mode no additional pull-up resistor is required.

Slave LIN Mode: This pin becomes the LIN RX input from a LIN transceiver. In this mode no additional pull-up resistor is required.

4.9 SLVSCL / nSS / TX

This pin serves different functions depending on the communication mode selected by the nSLVI2C pin:

Slave I²C Mode: This pin is the I²C Clock pin to connect to the host. It has a weak internal pull up which must be supplemented with a 1K to 10K pull up to achieve correct rise and fall times depending on capacitive loading.

Slave SPI Mode: This pin becomes the SPI active low Slave Select input from the host. In this mode no additional pull-up resistor is required.

Slave LIN Mode: This pin becomes the LIN TX output to a LIN transceiver. In this mode no additional pull-up resistor is required.

4.10 SLVI2CADDRSEL / MOSI

This pin serves different functions depending on the communication mode selected:

Refer to 7.2 for details of mode selections and how to connect this pin to an SPI interface.

4.11 nSLVI2C / MISO

This pin serves different functions depending on the communication mode selected:

Refer to 7.2 for details of mode selections and how to connect this pin to an SPI interface.

4.12 MSTCOMMS0

The device has a Master Communications port which can be controlled by a renderer in one of 3 modes: as a GPIO parallel output, as a master I^2C interface or as a master SPI interface.

GPIO mode: this is the first output driver OUTA.

 I^2C mode: this is the Master I^2C Data pin MSTSDA. It has a weak internal pull up which must be supplemented with a 1K to 10K pull up to achieve correct rise and fall times depending on capacitive loading.

SPI mode: this is the MOSI output data pin MSTMOSI to the slave.

4.13 MSTCOMMS1

The device has a Master Communications port which can be controlled by a renderer in one of 3 modes: as a GPIO parallel output, as a master I^2C interface or as a master SPI interface.

GPIO mode: this is the second output driver OUTB.

 I^2 C mode: this is the Master I^2 C Clock pin MSTSCL. It has a weak internal pull up which must be supplemented with a 1K to 10K pull up to achieve correct rise and fall times depending on capacitive loading.

SPI mode: this is the SCK clock output pin MSTSCK to the slave.

Doc: TNxD00396 Pg: 11 of 40 Rev: A5

aXiom AX54A-Force Datasheet

4.14 MSTCOMMS2

The device has a Master Communications port which can be controlled by a renderer in one of 3 modes: as a GPIO parallel output, as a master I^2C interface or as a master SPI interface.

GPIO mode: this is the third output driver OUTC.

 I^2C mode: this is the active low interrupt pin MSTnIRQ. It has a weak internal pull up which may need to be supplemented depending on the nature of the driver connected to it. If the interrupt is shared between 2 or more devices then each must be capable of indicating via I^2C commands whether it is actively asserting its interrupt or not.

SPI mode: this is the MISO input data pin MSTMISO from the slave.

4.15 MSTCOMMS3

The device has a Master Communications port which can be controlled by a renderer in one of 3 modes: as a GPIO parallel output, as a master I^2C interface or as a master SPI interface.

GPIO mode: this is the forth output driver OUTD.

 I^2 C mode: not used.

SPI mode: this is the nSS active low slave select output pin MSTnSS to the slave.

4.16 GPIO0..2

General purpose I/O pins that can be configured and used by the host as required. Each one has an internal weak pull up included. Note the optional use of GPIO1 as an HSYNC input and GPIO2 as a VSYNC/EXTSYNC input (these optional selections are made via the device's configuration registers).

4.17 DNC

Do not connect. This pin has an internal connection to the device and must not be connected externally.

4.18 nRESET

This pin is the asynchronus master hardware reset. Asserted low it returns the device to its reset state. When high, the device operates as normal. The pin has a weak internal pull up which must be supplemented with a 1K to 5K pull up and optionally a 10nF ceramic bypass capacitor to GND³ (to offer the best fast-transient immunity in harsh EMI applications).

4.19 VDDC

The core sub-system's power supply output, driven by an internal LDO running at nominally 1.8V. If there is more than one VDDC pin then connect them all together to form a single net. Each VDDC pin must have a parallel 22uF and 100nF ceramic capacitor within 2mm, bypassing to GND with a short low inductance PCB trace. No other connections to the VDDC net are permitted. See **Appendix A.1.3** Layout and Routing Considerations for VDDA tracks for further details.

4.20 SHIELD

The CDS sense pins must be routed using a shielding technique using a dummy electrode that is driven by this pin. This is described in a separate application note. See **Appendix B References**.

Doc: TNxD00396 Pg: 12 of 40 Rev: A5

³Check the ability of the connected reset driver to support this capacitive load.

5 Reference Schematic




Figure 5-1: Reference Schematic (QFN88)

aXiom AX54A-Force Datasheet



6 Sensing

6.1 Sensing Overview

The aXiom sensing architecture has been designed to measure capacitance, with a Signal-To-Noise ratio that goes far beyond existing solutions, whilst also being sympathetic to the diverse range of EMC and EMI challenges that are faced in real-world applications. Using a high purity narrow band drive waveform, with an amplitude of just 1.25V⁴, the controller not only has extremely low Radiated Emissions, but is also sympathetic to the long term sensor aging problem, that is seen when operating at elevated temperature and humidity. This little-documented aspect of touch sensors, can only be addressed by using low amplitude DC-neutral drive techniques, to radically slow-down the effects of electro-corrosion, electro-migration and e-field induced damage to various metals and some polymeric materials. To pass stringent EMC tests, in particular those dealing with injected currents (Conducted Immunity), many competing controllers resort to high sensor drive amplitudes to improve their overall SNR. While this may be successful in one regard, it seriously compromises both sensor lifetime and Radiated Emissions. Coupled with drive waveforms that are often square in nature (leading to complex harmonic content), it can be seen that a pure low amplitude drive signal is a major advantage in tough environments. To measure capacitance using small signals in the presence of large amounts external noise, requires that the sensing architecture and the analogue front end of the device, is carefully optimized to be able to recover the carrier, even when this is hundreds of times smaller than the interference; techniques that are well understood in modern radio systems but that are seldom used in touch sensing.

The acquisition engine makes its measurements during a period called a Frame. Each frame is sub-divided into smaller time units called *Slots*. During a Frame different measurement tasks (Slots) are scheduled. Typically a Frame consists mainly of CDS Slots. There are also typically a small number of Slots used for housekeeping. To simplify things, TouchHub can automatically configure the Frame based on the system's requirements.




Figure 6.1-1: Acquisition Engine Frame Structure

⁴2.5V pk-pk

Doc: TNxD00396 Pg: 14 of 40 Rev: A5



The overall architecture of the AX54A-Force is shown below in simplified form.




Figure 6.1-2: Simplified System Architecture




Figure 6.1-3: Simplified Sensing Architecture

Doc: TNxD00396 Pg: 15 of 40 Rev: A5



6.2 Force Sensing

The AX54A-Force includes 16 CDS abs-cap channels, suitable for measuring the Capacitive Displacement Sensor (CDS) used in force sensing systems. This style of sensor offers very high mechanical dynamic range, making it suitable for use in systems where alignment and stack tolerance would saturate other types of sensor. In order to harness this wide operating range, yet still measure the CDS with sufficient resolution⁵, the AX54A-Force uses up to 16 dedicated channels that are able to reduce the measurement burden caused by the large baseline capacitance of the CDS. Combined with the high SNR of the acquisition engine, force sensing systems can be designed that are virtually immune to wide manufacturing tolerances, yet can resolve displacements of microns.

Many force sensing systems require only a single channel to detect the overall displacement of a cover lens, relative to the system's chassis. This is a so-called single-force system and is suitable for most applications; each touch contact is assigned the same force and hence, is suitable for User Interfaces where the predominant mode of operation is single touch with force qualification; multiple touch gestures are still supported but do not need any force element to function. On the other hand, using 4 channels allows the creation of a force sensing system that can approximate the force independently on 2 touches; a multi-force system. Mechanically, the setup is identical to a single-force system but the CDS is split into 4 quadrants, and each part is measured by one of the 4 CDS channels. When operating in this mode, the AX54A-Force can report an approximate force coordinate i.e. the XY location where the Centre of Mass (CoM) is calculated to be 6 .




Figure 6.2-1: Single-Force System Implementation, Non-segmented CDS

Doc: TNxD00396 Pg: 16 of 40 Rev: A5

⁵Resolve displacements of just a few micro-meters.

⁶Channel matching becomes more critical in this case and requires more attention to tolerances and offsets.






Figure 6.2-2: Multi-Force System with Four Force Channels, Quadrant-segmented CDS

The aXiom force sensing system uses a patented CDS that has a very wide mechanical operating range and hence can absorb large assembly tolerance variation between production units, whilst maintaining excellent force sensitivity.

To ease production testing of systems equipped with force sensing, each CDSn channel can have an accurate reference capacitor connected between CDSREFCAPn and GND. This allows precise and absolute measurement of the CDS's capacitance at run-time. This facility can be used as part of a design-time characterization/referencing of the mechanical displacement vs. the CDS's capacitance. Using this reference table, the AX54A-Force can be used to estimate the mechanical gap of any assembled unit, to allow a production time check that it is within tolerance. It is important to stress that having such a wide operating window, coupled with the ability to check any unit's assembly tolerance, means that there is no need to individually reference each unit during production.

For further information on force sensing applications, see TNxAN00085 aXiom Force Sensing.



6.3 EMC Features

One of the toughest challenges faced by capacitive touch sensors is that of achieving high electrical noise immunity to conducted interference. The reason is simple: in most typical electronic systems we only need to worry about noise on the power supplies relative to our own GND (0V), which is local to the system. Excess noise can always be filtered out. In a capacitive force sensing system, a small part of the sensing current travels via a capacitively coupled route through the system's chassis back to the controller. So any noise in the chassis that is *not common* to GND will appear in the capacitive measurement. In some compliance tests, this immunity aspect is checked by injecting a *common mode* signal to the system and sweeping it from 150KHz to 80MHz, 80% amplitude modulated. This causes a voltage disturbance of nearly 50V peak-to-peak with respect to earth⁷! Noise of this type is encountered in many industrial, medical and automotive environments, caused by switch mode power supplies, inductive coupling between equipment cables etc. In a force sensing system, the way the force transducer is structured, and the typically low impedance of the chassis, means that very little differential disturbance is picked up in the CDS channels. However, AX54A-Force retains all of the noise avoidance techniques used by its 3D and 2D siblings.

Typical CDS measurements tend to use frequencies between 50 and 500KHz. Clearly this frequency range overlaps the test band mentioned above; injecting noise at or near the measurement frequency could directly affect the measurement. In order to counter this, the AX54A-Force is frequency agile, being able to move its measurement frequency at will. This is known as frequency hopping and is a well understood method for avoiding interference in many aspects of electronics and radio communications⁸. The AX54A-Force uses a very narrow bandwidth to measure capacitance. This has the great advantage that in a congested spectrum with narrow quiet gaps, it is still possible to re-locate the acquisition frequency to affect low noise measurements. Many competing touch devices use an integration technique employing an integrator with a sampled input. This gives rise to an extremely wide and complex reception spectrum⁹, making it hard to hop away from interference. A second advantage that narrow band demodulation offers, is that it is possible to very accurately measure the amount of external noise present at any moment; the AX54A-Force does this continuously each frame and hence it can react instantly if noise suddenly appears in the system. Competing systems can sometimes be fooled into thinking that there is zero noise, when certain noise frequencies are injected, and hence their measurements fail when no preventative steps are taken to frequency hop. The AX54A-Force can never be fooled in this way. The AX54A-Force also sets new standards in its ability to maintain several internal operating points, allowing it to hop quickly and seamlessly between frequencies.

To further protect the AX54A-Force against EMI, the signal path in the analogue front end, uses techniques to avoid its amplifiers from over-ranging in the presence of very high levels of interference. Even when such counter measures are employed, the touch report stability is still industry leading, thanks to the high SNR of the acquisition engine.

So far we have talked only about immunity to interference, but in some applications, emissions are just as big an issue. The AX54A-Force drives the sensor with a pure 1.25V amplitude sinusoidal waveform at a single frequency. Compare this to many competing devices that drive the sensor using a square wave at up to 30V peak-to-peak, leading to problems when trying to pass emissions certification.

As previously mentioned, the proprietary CDS transducer electrode arrangement used with aXiom force sensing, has the great advantage that it tends to form a GND sandwich and hence is strongly self shielding, simplifying both conducted and radiated EMC aspects.

Doc: TNxD00396 Pg: 18 of 40 Rev: A5

⁷e.g. EN61000-4-6 Testing and measurement techniques - Immunity to conducted disturbances, induced by radio-frequency fields: Level 3.

⁸Invented c. 1942 for guided torpedo anti-jamming.

⁹the sampling window imposes a $\frac{sin(x)}{x}$ frequency response characteristic which is full of slowly reducing lobes and few, very narrow gaps to hop to.



7 Host Interfaces

7.1 Available Interfaces

The AX54A-Force offers three ways to communicate with the host;

- 1. A slave I²C interface consisting of the following pins (taking the name **before** the first "/"): (**SLVSDA** / **SCK** / **RX**), (**SLVSCL** / **nSS** / **TX**) and an interrupt (**SLVnIRQ** / **LINen**). Rates up to 400KHz are supported.
- A slave SPI interface consisting of the following pins (taking the name after the first "/"): (SLV12CADDRSEL / MOSI), (nSLV12C / MISO), (SLVSDA / SCK / RX), (SLVSCL / nSS / TX) and an interrupt (SLVnIRQ / LINen). Rates up to 4MHz are supported.
- 3. A LIN slave UART interface consisting of the following pins (taking the name **after** the second "/"): (SLVSDA / SCK / RX), (SLVSCL / nSS / TX) and (SLVnIRQ / LINen) (taking the name **after** the "/") to control an external transceiver's enable input. Rates up to 20KBaud are supported. The (SLVSDA / SCK / RX) pin must additionally be connected to **both** GPIO0 and GPIO1 pins.

7.2 Mode Selection

Two pins control which host interface is selected: **nSLV12C / MISO** and **SLV12CADDRSEL / MOSI**. The two pins are sampled as the device starts up (from a power on, or reset event). Note that the **nSLV12C / MISO** pin includes a weak pull-up that must be overridden either by tying it to GND (for I²C mode) or by **pulling up** with a supplemental resistor to VDDI (for SPI mode)¹⁰ (see **4.11 nSLV12C / MISO**).




Figure 7.2-1: Communication Mode Selection

Doc: TNxD00396 Pg: 19 of 40 Rev: A5

 $^{^{10}}$ In SPI mode the pin changes to become an output and hence must **not** be pulled up by tying directly to VDDI.



7.3 Slave I²C Mode

7.3.1 Slave Address Selection

Two different Slave I²C addresses can be selected with the **SLVI2CADDRSEL / MOSI** pin. The pin is sampled as the device starts up (from a power-on, or reset event):

SLVI2CADDRSEL / MOSI level	Slave I ² C Address (7-bit hex)
low	0x66
high	0x67

Table 7.3.1-1: Slave I²C Address Selection

See 4.10 SLVI2CADDRSEL / MOSI for notes on terminating this pin.

7.3.2 Connections




Figure 7.3.2-1: Slave I²C Connections

7.3.3 I²C Protocol

The communications protocol used to access configuration registers in the device and to receive event reports from the device, can be found in **TNxAN00035 aXiom Touch Controller Comms Protocol**. Real-time report collection from the device over the I^2C interface has been optimized to work in an interrupt driven mode rather than being polled.

Doc: TNxD00396 Pg: 20 of 40 Rev: A5



7.4 Slave SPI Mode

7.4.1 Device Selection

In order to communicate with the device the **SLVSCL** / **nSS** / **TX** pin must be asserted low for (at least) the duration of the communication. It is OK to permanently connect **SLVSCL** / **nSS** / **TX** to GND when in SPI mode, if the AX54A-Force is the only device on the SPI bus.

7.4.2 Connections




Figure 7.4.2-1: Slave SPI Connections

7.4.3 SPI Protocol

The SPI interface operates in Mode 0^{11} . The communications protocol used to access configuration registers in the device and to receive event reports from the device, can be found in **TNxAN00035 aXiom Touch Controller Comms Protocol**. Real-time report collection from the device over the SPI interface has been optimized to work in an interrupt driven mode rather than being polled.

Doc: TNxD00396 Pg: 21 of 40 Rev: A5

¹¹Clock Polarity:0, Clock Phase:0, Clock Edge:1 (Clock idles at 0, and uses rising edge to sample data, and uses falling edge to shift data).





7.5 Slave LIN Mode

LIN mode is currently not supported by the firmware in this device.

Doc: TNxD00396 Pg: 22 of 40 Rev: A5



8 Haptics

In order to provide physical sensation feedback to a user who is pressing on a surface, the AX54A-Force offers a mechanism to trigger a 3rd party Haptic driver device. To qualify when a Haptic effect should be played, the following events can be used to generate the overall trigger:

- Applied force (rising).
- Applied force (falling).




Figure 8-1: Master I²C Connections to 3rd Party Device(s)

aXiom can use the Master Comms port in one of 3 modes to trigger the playback of an effect:

- 1. In Master GPIO mode; driving a set of 4 output pins to control an actuator. (normally via a power amplifier such as a motor driver).
- 2. In Master I²C mode¹²; using the Master I²C interface to send commands to trigger a 3rd party actuator device.
- 3. In Master SPI mode¹³; using the Master SPI interface to send commands to trigger a 3rd party actuator device.

The first method is limited in that it only allows simple effects to be triggered. The second and third methods are much more flexible, as they can transmit a sequence of commands to a device that both define and trigger the effect. A typical example of such a 3^{rd} party actuator device is the Texas Instruments DRV2605. This can be connected to the Master Comms port 1^2 C interface of the AX54A-Force and a series of 1^2 C macro commands can be defined in the device configuration, to achieve various effects. As part of the 1^2 C sequence, dynamic data can be sent to the device from the AX54A-Force such as force value, effect etc.

For further details see TNxAN00036 aXiom Touch Controller Haptics Drive.

Doc: TNxD00396 Pg: 23 of 40 Rev: A5

 $^{^{12}}$ Noting that this is not related in any way to the **Host** Interface I^2 C Mode.

¹³Noting that this is not related in any way to the **Host** Interface SPI Mode.



9 Programming Model

aXiom devices use a register interface called *Touch Controller Protocol*, or TCP, which defines each and every register in the device, how they are organized and accessed. TCP covers configuration and tuning registers, as well as general status and information registers. For the transport of "live" data, TCP also describes a reporting scheme; this is particularly important for host device drivers, because it is the mechanism by which the device sends real-time touch information to the host.

While all aXiom devices use TCP, the exact set of registers and features offered by a specific device do vary. Hence, this general document does not present a detailed programming interface. Instead, you are directed to TNxAN00086 aXiom AX54A-Force Controller Programmer's Guide

The runtime firmware in aXiom devices is field upgradable using a command and register interface called "Bootloader Protocol" or BLP, details of which can be found in **TNxAN00043 aXiom Touch Controller Bootloader**.

Doc: TNxD00396 Pg: 24 of 40 Rev: A5



10 Device Characteristics

All quoted ranges are at an operating ambient temperature of 25°C unless otherwise stated.

10.1 Absolute Maximum Ratings

Stresses beyond those listed in Table 10.1-1 may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these, or any other conditions beyond those indicated in 10.2 Operational Ratings is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

Symbol	Parameter	Min	Max	Units
VDDA	Analogue supply	-0.3	4	V
VDDI	I/O supply	-0.3	4	V
V_{pc}	Voltage applied to any CMOS pin	-0.5	VDDI+0.5	V
I _{pc}	Maximum source/sink current for any CMOS pin	-25	25	mA
V_{pa}	Voltage applied to any Analogue pin	-0.5	VDDA+0.5	V
I _{pa}	Maximum source/sink current for any Analogue pin	-25	25	mA
T _S	Storage temperature (non operating)	-65	150	°C
TJ	Junction temperature (operating)		125	°C
ESD _{hbm}	ESD rating, human body model ¹⁴		2000	V
ESD _{cdm}	ESD rating, charged device model ¹⁴		750	V

Table 10.1-1: Absolute Maximum Ratings

Doc: TNxD00396 Pg: 25 of 40 Rev: A5

¹⁴Discharge direct to device pins. Discharge rating to the sensor/lens in a system is application specific but is typically far higher than this device rating.



10.2 Operational Ratings

10.2.1 Operating Conditions

Symbol	Parameter	Range	Units
T _A	Ambient temperature ¹⁵	-40 to +105	°C
RH_A	Ambient relative humidity (non-condensing)	10 to 90	%RH

Table 10.2.1-1: Operating Conditions

10.2.2 Power Requirements

Symbol	Parameter	Range ¹⁶	Units
VDDA	Analogue supply	2.97 to 3.63	V
VDDI	I/O supply	1.62 to 3.63	V
IDDA	Active analogue supply current (average over frame)	120 to 155	mA
IDDI	I/O supply current (average over frame)	0.005 to 5 (tbc)	mA
N_{VDDA}	Allowable peak-to-peak noise and ripple on analogue supply	85	mV
N _{VDDI}	Allowable peak-to-peak noise and ripple on I/O supply	200	mV

Table 10.2.2-1: Power Requirements

Note that IDDA varies depending on the device's configuration, which defines the measurement types and durations that are performed. For host power supply sizing and thermal calculations, the maximum stated value should be used as an average, with an allowance for +/-25% current variation away from the average during a measurement frame. The chosen regulator must be able to cope with this transient current behaviour. Generally, a device configuration that employs only Trans Cap measurements will consume considerably less than one which also enables Abs Cap measurements, that last for a significant percentage of the total frame time.

Also note that IDDI varies significantly depending on the amount of IO activity, but is generally far smaller than IDDA. As noted in **4 Pin Descriptions** VDDA and VDDI are commonly shared and so this current should be added to the overall supply current budget.

10.2.3 Power Sequencing

There are no power sequencing requirements for the application or removal of (or between) VDDA and VDDI. Internal brown-out detection will prevent the device from operating, until both VDDA and VDDC (internal) are properly established. VDDI is not level checked as it does not directly impact the internal operation of the device¹⁷.

CMOS I/O pins should never exceed the limitations stated in Table 10.1-1 (Vpc and Vpa) during power up, operation or power down.

10.2.4 Startup Time

From the rising edge of **nRESET** (or when **VDDA** rises above approx. 2V) to the falling edge of **nIRQ**¹⁸: < **110ms** typical. At this point the device is fully operational.

Doc: TNxD00396 Pg: 26 of 40 Rev: A5

¹⁵Subject to appropriate PCB design.

¹⁶Treat these values as bounding limits.

¹⁷...but clearly VDDI needs to be correctly established in order to communicate with the device.

¹⁸The first interrupt is created by a "hello" System Manager report to the host.





10.2.5 Reduced Power Mode

To conserve power during periods of low activity, the device can be configured to enter¹⁹ a Reduced Power Mode (RPM). This trades off first detection latency (from RPM) against power consumption. Typical power reductions of 2 to 6x are possible, as the RPM measurement rate is reduced. For further details refer to **TNxAN00061 aXiom Touch Controller Reduced Power Mode**.

Doc: TNxD00396 Pg: 27 of 40 Rev: A5

¹⁹Either automatically or by command.



10.2.6 CMOS I/O Characteristics

Symbol	Parameter	Range	Units
V _{IL}	Logic low input @ 1.8V VDDI	-0.3 to 0.63	V
V_{IH}	Logic high input @ 1.8V VDDI	1.2 to 3.6	V
V_{OL}	Logic low output @ 1.8V VDDI, 1.5mA sink	0.5 max	V
V _{OH}	Logic high output @ 1.8V VDDI, 1.5mA source	1.4 min	V
R _{WPU}	Weak pull up resistance @ 1.8V VDDI (where applicable)	69 - 201	ΚΩ
I _{IL}	Input leakage current	±1 max	uA

Table 10.2.6-1: CMOS I/O Characteristics (1.8V)

Symbol	Parameter	Range	Units
V _{IL}	V _{IL} Logic low input @ 3.3V VDDI -0.3 to 0.8		V
V_{IH}	Logic high input @ 3.3V VDDI	2.0 to 3.6	V
V_{OL}	Logic low output @ 3.3V VDDI, 4mA sink	0.5 max	V
V _{OH}	Logic high output @ 3.3V VDDI, 4mA source	2.4 min	V
R _{WPU} Weak pull up resistance @ 3.3V VDDI (where applicable)		34 - 74	ΚΩ
I _{IL}	Input leakage current	±1 max	uA

Table 10.2.6-2: CMOS I/O Characteristics (3.3V)



10.2.7 Slave I²C Characteristics

The AX54A-Force implements a Slave I^2C interface that is compliant with industry standards. It supports both Standard-mode (100KHz) and Fast-mode (400KHz). Addressing is 7-bit. Clock stretching support by the host is required.

Bus timings are as per UM10204 I^2 C-bus specification and user manual Rev. 6 — 4 April 2014. The general form of an I^2 C transaction is shown below. Additional I/O and timing parameters can be found in the aforementioned document in Table 9 and Table 10.




Figure 10.2.7-1: Typical I²C Transaction and Parameters

Symbol	Parameter	Min	Max	Units
T _{hd;sta} Start bit hold time		600	-	ns
T _{high}	Clock high period	600	-	ns
T_{low}			-	ns
T _{su;dat} Data setup time		100	-	ns
T _{hd;dat}	Data hold time	0	-	ns
T _{cstr} Maximum clock stretch by slave T _{su;sto} Stop bit setup time		-	5	us
		600	-	ns
T _{bu}	Bus free time between stop and start	1300	-	ns

Table 10.2.7-1: Timings



10.2.8 Slave SPI Characteristics

The AX54A-Force implements a Slave SPI interface that is compliant with industry standards. It supports Mode 0 communication at up to 4MHz. The most significant bits of 8-bit data fields are exchanged first.




Figure 10.2.8-1: Typical SPI Transaction and Parameters

Symbol	Parameter	Min	Max	Units
T _{hiz;ss}	nSS transition to MISO transition to/from HiZ	-	20	ns
T_{dsu}	Data setup time (MOSI to SCK)	20	-	ns
T_{dhd}	Data hold time (SCK to MISO)	50	-	ns
T _{sckhi}	SCK high period ²⁰	100	-	ns
T_{scklo}	SCK low period ²¹	100	-	ns
T _{recovery}	Slave recovery time, ready for next transfer ²²	-	45	us

Table 10.2.8-1: Timings

Doc: TNxD00396 Pg: 30 of 40 Rev: A5

 $^{^{20}\}mbox{Subject}$ to maximum SCK frequency of 4MHz.

²¹Subject to maximum SCK frequency of 4MHz.

²²The host must ensure that it does not violate this recovery time by ensuring that transfers are spaced apart sufficiently to let the slave prepare for the next transfer. Violating this timing will result in undefined Slave behaviour, possibly lasting beyond the initial violated transfer.





10.2.9 Master I²C Characteristics

The Master I^2C interface implemented in the AX54A-Force is intended for communication with one or more 3rd party slave devices. The characteristics of the interface are identical to those of the Slave I^2C interface. See 10.2.7 Slave I^2C Characteristics for details. The Master I^2C interface supports clock stretching by a connected slave.



10.2.10 Capacitance Ranges and Drive Limits

Symbol	Parameter	Absolute min	Recommended min	Recommended max	Absolute max	Units
F _{EXC}	F _{EXC} Excitation frequency		100	500	1000	KHz
V _{EXC-ABS}	Abs cap excitation voltage pk-to-pk (centered around VDDA/2)	-	2.4	2.4	VDDA-0.9	V
C _{SHIELDCDS}	Total capacitance to GND on SHIELDCDS	-	-	-	20	nF
C _{CDS-ABS}	Total Abs Capacitance to GND on any CDS pin	20	-	-	1000	рF

Table 10.2.10-1: Capacitance Ranges and Drive Limits

Note that F_{EXC} , $V_{\text{EXC-ABS}}$ can be directly controlled via the device's configuration registers, so ensuring that the limits are met by tuning. The capacitance limits relate to external factors arising from the attached sensor and associated tracking.

Symbol	Parameter	Value	Tolerance	Dielectric	Units
C _{REFCAP}	REFCAP reference capacitors	220	1%	NP0 / C0G	рF

Table 10.2.10-2: REFCAP Requirements



10.2.11 Non-volatile Memory Characteristics

Symbol	Parameter	Range	Units
N _{EC}	Number of erase cycles	10000	cycles
t _{DR}	Data retention @ 85°C T _A	10	years
EDAC	Error detection and correction	Detect and correct all 1-bit errors Detect all 2-bit errors	-

Table 10.2.11-1: Non-volatile Memory Characteristics



10.2.12 Device BIST Capabilities

- RAM self tests.
- NVM EDAC (see 10.2.11 Non-volatile Memory Characteristics).
- Code execution protection using Watchdog Timer clocked by separate internal oscillator.
- Checksum over NVM.
- Checksum over volatile configuration.
- Checksum over non-volatile configuration.
- Out of range VDDA detection.
- Out of range Acquistion Engine reference capacitor checks.
- Interrupt pin test.
- Cross-check main CPU and RTC/watchdog oscillators against each other.
- Configurable "Heartbeat" report to host allows BIST trigger (limited range) and live status plus, a cross check of the timing period/CPU main oscillator rate.

10.2.13 Sensor BIST Capabilities

- All CDS sense channels allow detection of impedance leakage of up to 200K Ω to any net.
 - Test can be triggered by host command and optionally run at device boot-up.
- Detection of opens on CDS electrode channel by configurable signal limits.
 - Test can be triggered by host command and also run periodically using Heartbeat tick.
- VGE pre-load indication using REFCAPs as reference for CDS channels allows factory go-no-go on assembly tolerance.

Doc: TNxD00396 Pg: 34 of 40 Rev: A5



Appendix A Package Drawings

A.1 QFN88-10100904

A.1.1 Package Information





Figure A.1.1-1: Package Drawing




A.1.2 Footprint Information



LAND PATTERN EXAMPLE EXPOSED METAL SHOWN



NON SOLDER MASK DEFINED (PREFERRED) SOLDER MASK DEFINED (NON PREFERRED)



SOLDER PASTE EXAMPLE

BASED ON 0.1mm THICK STENCIL

75% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

FOR REFERENCE ONLY

Figure A.1.2-1: Footprint Drawing

Doc: TNxD00396 Pg: 36 of 40 Rev: A5



A.1.3 Layout and Routing Considerations for VDDA tracks

To maximize SNR performance special care must be taken when laying out VDDA power traces.

The maximum tolerated voltage drop between VDDA pins varies. The table below should be used for estimation of device current consumption into each VDDA pin to allow estimation of the voltage drops in your PCB layout (the IR voltage drop). You must then check that they are within the allowed range as listed below.

	Pin	Туре	Max Current (mA)	ΔV
	23	VDDA	30	<2mV Δ V between these pins
Ī	88	VDDA	30	ZITTV AV Detween mese pins
ſ	40	VDDA	5	<5mV Δ V from other VDDA power pins
	64	VDDA	100	<5mV Δ V from other VDDA power pins

The images provided are for general guidance. Gerber files for reference designs can be provided by TouchNetix on demand.

Please note: any reference material provided shall be taken as guidance only. PCB designers must ensure to run power/current analysis on their designs to make sure they are compliant with the requirements outlined above.




Figure A.1.3-1: C-shaped power routing, balanced amongst all VDDA pins. Using AX198A as reference, guidance can be applied to this device.




Figure A.1.3-2: Note the use of the widest possible tracking and multiple vias for all VDD tracks. Using AX198A as reference, guidance can be applied to this device.

Doc: TNxD00396 Pg: 37 of 40 Rev: A5



Appendix B References

TNxAN00035 aXiom Touch Controller Comms Protocol.

TNxAN00037 aXiom Touch Controller Sensor Channel Routing.

TNxAN00043 aXiom Touch Controller Bootloader.

TNxAN00045 aXiom Touch Controller Comms Quick Start Guide.

TNxAN00048 aXiom Touch Controller EMC Report.

TNxAN00051 aXiom Driver Guide.

TNxAN00052 aXiom Project Flow.

TNxAN00056 aXiom Self Test.

TNxAN00061 aXiom Touch Controller Reduced Power Mode.

TNxD00442 Production Process with aXiom Devices.

TNxAN00046 aXiom Touch Controller Multi Press Demo Guide.

TNxAN00085 aXiom Force Sensing.

TNxAN00086 aXiom AX54A-Force Controller Programmer's Guide.

Note: Release of the above documents may require a specific NDA to be in place, please contact TouchNetix for more details.

Doc: TNxD00396 Pg: 38 of 40 Rev: A5



Appendix C Legal Copyright and Disclaimer

This document is Copyright (c) 2024 TouchNetix Ltd.

The device described in this datasheet (or application note) is covered by one or more UK and corresponding international patents or patents pending.

TouchNetix®, TouchNetix logo aXiom® and aXiom logo and combinations thereof, and others are registered trademarks or trademarks of TouchNetix Ltd in the UK and other countries DISCLAIMER: The information in this document is provided solely in connection with TouchNetix products. No license, express or implied to any intellectual property right is granted through this document or in connection with the sale of any TouchNetix products. EXCEPT AS SET FORTH IN THE TOUCHNETIX TERMS AND CON-DITIONS OF SALE WHICH ARE AVAILABLE ON REQUEST, TOUCHNETIX ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUD-ING, BUT NOT LIMITED TO, ANY IMPLIED WARRANTY OF MERCHANTABILITY, ANY FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL TOUCHNETIX BE LIABLE FOR ANY DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF THE POSSIBILITY OF SUCH DAMAGES HAS BEEN COMMUNICATED TO TOUCHNETIX. TouchNetix does not makes any representations or warranties with respect to the accuracy or completeness of the contents of this document and always reserves the right to make changes to product specifications and descriptions at any time without notice, although without specific commitment to do so. Unless specifically agreed in advance, TouchNetix products are not suitable for, and shall not be used in, automotive applications. TouchNetix products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life. MISSION or SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: TouchNetix products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without the specific written consent of an authorised Director of TouchNetix Ltd. Safety-Critical Applications include, without limitation, systems or devices which are designed to support life. TouchNetix products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by TouchNetix as being of a suitable grade. TouchNetix products are not designed nor intended for use in automotive applications unless specifically designated by TouchNetix as automotive-grade. It is the duty of the designer using the product(s) described in this document to ensure that they are suitable for the intended application and that the performance of the TouchNetix product has been thoroughly verified and qualified in all expected operating conditions and environments.



Appendix D Document History

Revision	Date	Change summary
A1	19/08/2022	Preliminary release
A2	10/08/2023	Update of a disclaimer to the reference page to highlight that before access is permitted to some documents, an NDA is required. Some referenced documents are hidden from the reference list as not currently shared in the document pack, no longer a used document or not released. Updated reference link for new Dials on display document and added to the reference list. Updated ordering information. Update the details in the Force Sensing section that describes how the reference capacitors are to be connected.
A3	28/03/2024	nReset capacitor value corrected to 10nF from 20nF. Added labels to the reference capacitors on the reference schematic plus brief explanation regarding AUX channel.
A4	01/10/2024	Updated Pin Map and Force sensing text with Reference capacitor details.
A5	09/10/2024	Added Footprint information and Bootloader part number details. Removed redundant documentation and updated Reference table.