

## 1 Introduction

The aXiom AX198A-2D is an Automotive Qualified Capacitive Multi-touch controller with the very highest performance, for use in demanding applications across markets such as Automotive, Industrial, White Goods and Medical.

The high performance acquisition engine enables the touchscreen controller to sense regular contacts and gloves. It also allows designers to use thick plastic front lenses and even to sense through a small air gap. Industry leading water rejection and wet finger tracking is also included.




Figure 1-1: aXiom 2D Touch Sensing

A Windows™ based software package, TouchHub2, is provided with the AX198A-2D to ease design and tuning tasks. This allows the designer to input simplified design choices and enables TouchHub2 to automatically create optimized tuning configurations. Additionally, a digitizer driver is available for Linux.

## Features at a Glance

### Capacitive Multi-touch Controller

- Ultra high SNR: >80dB.
- Supports up to 198 touch sensing channels and a maximum of 6144 sensing nodes<sup>1</sup>.
- Flexible channel routing allows arbitrary touch sensor aspect ratios.
- Supports large ultra-wide aspect ratio sensors (over 5:1).
- Concurrently supports 2D (xy), 1D (slider) and 0D (button) sensors .
- Touch sensing through very thick plastic lenses and/or air gaps.
- Supports non-uniform lens thickness.
- All touches reported at a frame rate of up to 250Hz<sup>2</sup>.
- Glove support without switching modes.
- Water suppression and wet finger tracking.
- Low emissions, low drive amplitude, high immunity to conducted interference.
- Host connection using SPI or I<sup>2</sup>C slave with interrupt.
- 3V3 and 1V8 supply, no high voltage generators needed.
- Independent I/O voltage supporting 1.8V to 3.3V host signaling.
- Optional external synchronization with display drivers for highest SNR.

### General

- Register based tuning with non-volatile configuration storage.
- Field upgradable firmware.
- Sophisticated Built-In-Self-Test routines and diagnostics.
- Automotive AEC-Q100 grade 2 qualified ( LQFP only).
- -40°C to +105°C ambient operating temperature.
- Available in LFBGA256 and LQFP256 packages.
- TouchHub2 evaluation and support software for design and tuning.

<sup>1</sup>Example: largest **square** sensor is 78 x 78 channels.

<sup>2</sup>Subject to configuration.

## 2 Ordering Information

### LQFP Package

Device	Package	Part Number	Shipping
AX198A-2D LQFP256 Industrial	LQFP256 Exposed Pad 28x28x1.4mm 0.4 pitch	838-030009	36 devices per tray
AX198A-2D LQFP256 Automotive	LQFP256 Exposed Pad 28x28x1.4mm 0.4 pitch	838-030008	36 devices per tray

**NOTE:** These devices will arrive with default bootloader and firmware installed, you will then need to load your chosen firmware version once mounted on your PCB.

**Contents**

<b>1 Introduction</b>	<b>1</b>
<b>2 Ordering Information</b>	<b>2</b>
<b>3 Device Pinout</b>	<b>6</b>
3.1 Pin Map . . . . .	6
3.1.1 LQFP256 . . . . .	6
3.1.2 LFBGA256 . . . . .	7
3.2 Pin Table . . . . .	8
3.2.1 LQFP256 . . . . .	8
3.3 Pin Table . . . . .	12
3.3.1 LFBGA256 . . . . .	12
<b>4 Pin Descriptions</b>	<b>16</b>
4.1 A0..53, C0..47, D0..47, E0..47 . . . . .	16
4.2 SHIELD2DCTS . . . . .	16
4.3 GND . . . . .	16
4.4 VDDA . . . . .	16
4.5 VDDC . . . . .	16
4.6 VDDI . . . . .	16
4.7 SLVnIRQ . . . . .	17
4.8 SLVSDA / SCK . . . . .	17
4.9 SLVSCL / nSS . . . . .	17
4.10 SLVI2CADDRSEL / MOSI . . . . .	17
4.11 nSLVI2C / MISO . . . . .	17
4.12 DNC . . . . .	17
4.13 GPIO0..4 . . . . .	17
4.14 GND . . . . .	18
4.15 nRESET . . . . .	18
<b>5 Reference Schematic</b>	<b>19</b>
<b>6 Sensing</b>	<b>21</b>
6.1 Sensing Overview . . . . .	21
6.2 Touch Sensing . . . . .	24
6.2.1 2D (xy) Sensing . . . . .	24
6.2.2 1D (slider) and 0D (button) Sensing . . . . .	27
6.3 Variable Thickness Lenses . . . . .	29
6.4 EMC Features . . . . .	30
6.5 Water Suppression . . . . .	32
6.6 Sensor Compatibility . . . . .	34
6.7 Sensor Protection . . . . .	34
<b>7 Host Interfaces</b>	<b>35</b>
7.1 Available Interfaces . . . . .	35
7.2 Mode Selection . . . . .	35
7.3 Slave I <sup>2</sup> C Mode . . . . .	36
7.3.1 Slave Address Selection . . . . .	36
7.3.2 Connections . . . . .	36
7.3.3 I <sup>2</sup> C Protocol . . . . .	36
7.4 Slave SPI Mode . . . . .	37
7.4.1 Device Selection . . . . .	37
7.4.2 Connections . . . . .	37
7.4.3 SPI Protocol . . . . .	37
<b>8 Programming Model</b>	<b>38</b>

<b>9 Device Characteristics</b>	<b>39</b>
9.1 Absolute Maximum Ratings . . . . .	39
9.2 Operational Ratings . . . . .	40
9.2.1 Operating Conditions . . . . .	40
9.2.2 Power Requirements . . . . .	40
9.2.3 Power Sequencing . . . . .	40
9.2.4 Startup Time . . . . .	40
9.2.5 Reduced Power Mode . . . . .	41
9.2.6 CMOS I/O Characteristics . . . . .	42
9.2.7 Slave I <sup>2</sup> C Characteristics . . . . .	43
9.2.8 Slave SPI Characteristics . . . . .	44
9.2.9 Master I <sup>2</sup> C Characteristics . . . . .	45
9.2.10 Capacitance Ranges and Drive Limits . . . . .	46
9.2.11 Non-volatile Memory Characteristics . . . . .	47
9.2.12 Device BIST Capabilities . . . . .	48
9.2.13 Sensor BIST Capabilities . . . . .	48
9.2.14 2D CTS Diagonal Size Range Guide . . . . .	49
 <b>Appendix A Package Drawings</b>	 <b>50</b>
A.1 LQFP256-EP28281404 . . . . .	50
A.1.1 Package Information . . . . .	50
A.1.2 Footprint Information . . . . .	51
A.1.3 Layout and Routing Considerations for VDDA tracks . . . . .	52
A.1.4 Package Thermal Characteristics . . . . .	54
A.1.5 PCB Footprint Notes . . . . .	54
A.1.6 Soldering . . . . .	55
A.2 LFBGA256 . . . . .	56
A.2.1 Package Information . . . . .	56
A.2.2 Footprint Information . . . . .	57
A.2.3 Layout and Routing Considerations for VDDA tracks . . . . .	58
A.2.4 Package Thermal Characteristics . . . . .	61
A.2.5 Soldering . . . . .	61
 <b>Appendix B References</b>	 <b>62</b>
 <b>Appendix C Legal Copyright and Disclaimer</b>	 <b>63</b>
 <b>Appendix D Document History</b>	 <b>64</b>

**List of Figures**

1-1 aXiom 2D Touch Sensing . . . . . 1

3.1.1-1 LQFP256 Device Pinout (top view) . . . . . 6

3.1.2-1 LFBGA256 Device Pinout (top view) . . . . . 7

5-1 Reference Schematic (LQFP256) . . . . . 19

5-2 Reference Schematic (LFBGA256) . . . . . 20

6.1-1 Acquisition Engine Frame Structure . . . . . 22

6.1-2 Simplified System Architecture . . . . . 23

6.1-3 Simplified Sensing Architecture . . . . . 23

6.2.1-1 Channel Naming Convention . . . . . 24

6.2.1-2 Traditional vs. aXiom Channel Allocation . . . . . 26

6.2.2-1 Region Types . . . . . 27

6.3-1 Example of a Flat Sensor and Variable Thickness Lens . . . . . 29

6.4-1 Example Common Mode Noise From "Other" Equipment . . . . . 30

6.5-1 Different Behaviors With Abs-cap and Trans-cap Measurements With Water and Touch . . . . . 32

7.2-1 Communication Mode Selection . . . . . 35

7.3.2-1 Slave I<sup>2</sup>C Connections . . . . . 36

7.4.2-1 Slave SPI Connections . . . . . 37

9.2.7-1 Typical I<sup>2</sup>C Transaction and Parameters . . . . . 43

9.2.8-1 Typical SPI Transaction and Parameters . . . . . 44

9.2.14-1 2D CTS Diagonal Size Range Guide . . . . . 49

A.1.1-1 Package Drawing . . . . . 50

A.1.2-1 Footprint Drawing . . . . . 51

A.1.3-1 C-shaped power routing, balanced amongst all VDDA pins. . . . . 53

A.1.3-2 Note the use of the widest possible tracking and multiple vias for all VDD tracks. . . . . 53

A.1.3-3 Note the wide tracking joining all VDDC pins. . . . . 53

A.2.1-1 Package Drawing . . . . . 56

A.2.2-1 Footprint Drawing . . . . . 57

A.2.3-1 C-shaped power routing, balanced amongst all VDDA pins. . . . . 59

A.2.3-2 Note the wide tracking joining all VDDC pins. . . . . 59

A.2.3-3 Maximise bottom layer ground under LFBGA256 package. . . . . 59

A.2.3-4 Note that shield separation is needed between TX and RX channels. This will vary on the profile used in the device. . . . . 60

A.2.3-5 Top layer breakout and suggested decoupling placements. . . . . 61

A.2.3-6 Suggested inner layer breakout . . . . . 61

**List of Tables**

3.2.1-1 LQFP256 Pin Table . . . . . 11

3.2.1-2 Pin Classes . . . . . 11

3.3.1-1 LFBGA256 Pin Table . . . . . 15

3.3.1-2 Pin Classes . . . . . 15

7.3.1-1 Slave I<sup>2</sup>C Address Selection . . . . . 36

9.1-1 Absolute Maximum Ratings . . . . . 39

9.2.1-1 Operating Conditions . . . . . 40

9.2.2-1 Power Requirements . . . . . 40

9.2.6-1 CMOS I/O Characteristics (1.8V) . . . . . 42

9.2.6-2 CMOS I/O Characteristics (3.3V) . . . . . 42

9.2.7-1 Timings . . . . . 43

9.2.8-1 Timings . . . . . 44

9.2.10-1 Capacitance Ranges and Drive Limits . . . . . 46

9.2.11-1 Non-volatile Memory Characteristics . . . . . 47

### 3 Device Pinout

#### 3.1 Pin Map

##### 3.1.1 LQFP256




Figure 3.1.1-1: LQFP256 Device Pinout (top view)

3.1.2 LFBGA256




Figure 3.1.2-1: LFBGA256 Device Pinout (top view)

**3.2 Pin Table**

**3.2.1 LQFP256**

Pin Number	Name	Class	Domain	Function	If not required	Notes
1	C0	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
2	SHIELD2DCTS	AO	VDDA	2DCTS shield pin	Not applicable	Shield driver for 2DCTS sense pins.
3	A0	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
4	A1	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
5	A2	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
6	A3	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
7	A4	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
8	A5	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
9	A6	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
10	A7	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
11	A8	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
12	A9	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
13	A10	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
14	A11	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
15	A12	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
16	GND	PWR		Supply and signal reference	Not applicable	
17	VDDA	PWR		Analogue supply	Not applicable	
18	A13	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
19	A14	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
20	A15	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
21	A16	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
22	A17	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
23	A18	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
24	A19	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
25	A20	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
26	A21	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
27	A22	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
28	A23	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
29	A24	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
30	A25	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
31	A26	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
32	GND	PWR		Supply and signal reference	Not applicable	
33	VDDC	PWR		Core supply	Not applicable	Output from internal LDO.
34	A27	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
35	A28	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
36	A29	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
37	A30	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
38	A31	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
39	A32	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
40	A33	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
41	A34	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
42	A35	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
43	A36	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	Can be aliased to act as C48.
44	A37	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	Can be aliased to act as D48.
45	A38	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	Can be aliased to act as E48.
46	A39	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	Can be aliased to act as C49.
47	A40	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	Can be aliased to act as D49.
48	GND	PWR		Supply and signal reference	Not applicable	
49	VDDA	PWR		Analogue supply	Not applicable	
50	A41	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	Can be aliased to act as E49.
51	A42	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	Can be aliased to act as C50.
52	A43	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	Can be aliased to act as D50.
53	A44	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	Can be aliased to act as E50.
54	A45	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	Can be aliased to act as C51.
55	A46	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	Can be aliased to act as D51.
56	A47	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	Can be aliased to act as E51.
57	A48	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	Can be aliased to act as C52.
58	A49	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	Can be aliased to act as D52.
59	A50	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	Can be aliased to act as E52.
60	A51	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	Can be aliased to act as C53.
61	A52	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	Can be aliased to act as D53.
62	A53	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	Can be aliased to act as E53.
63	SHIELD2DCTS	AO	VDDA	2DCTS shield pin	Not applicable	Shield driver for 2DCTS sense pins.
64	C23	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
65	D23	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
66	E23	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
67	VDDA	PWR		Analogue supply	Not applicable	
68	GND	PWR		Supply and signal reference	Not applicable	
69	C24	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
70	D24	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
71	E24	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
72	C25	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
73	D25	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
74	E25	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
75	C26	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	



Pin Number	Name	Class	Domain	Function	If not required	Notes
76	D26	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
77	E26	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
78	C27	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
79	D27	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
80	E27	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
81	C28	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
82	D28	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
83	E28	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
84	C29	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
85	GND	PWR		Supply and signal reference	Not applicable	
86	VDDA	PWR		Analogue supply	Not applicable	
87	D29	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
88	E29	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
89	C30	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
90	D30	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
91	E30	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
92	C31	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
93	D31	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
94	E31	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
95	C32	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
96	D32	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
97	E32	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
98	C33	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
99	D33	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
100	E33	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
101	C34	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
102	D34	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
103	E34	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
104	VDDA	PWR		Analogue supply	Not applicable	
105	C35	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
106	D35	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
107	E35	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
108	C36	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
109	D36	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
110	E36	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
111	C37	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
112	D37	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
113	E37	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
114	C38	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
115	D38	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
116	E38	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
117	C39	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
118	D39	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
119	E39	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
120	C40	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
121	D40	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
122	E40	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
123	C41	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
124	D41	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
125	E41	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
126	C42	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
127	D42	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
128	E42	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
129	GND	PWR		Supply and signal reference	Not applicable	
130	VDDA	PWR		Analogue supply	Not applicable	
131	C43	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
132	D43	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
133	E43	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
134	C44	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
135	D44	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
136	E44	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
137	C45	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
138	D45	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
139	E45	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
140	C46	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
141	D46	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
142	E46	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
143	C47	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
144	D47	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
145	E47	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
146	SHIELD2DCTS	AO	VDDA	2DCTS shield pin	Not applicable	Shield driver for 2DCTS sense pins.
147	VDDI	PWR		I/O supply	Not applicable	
148	GND	PWR		Supply and signal reference	Not applicable	
149	SLVnIRQ	OD	VDDI	Slave report ready interrupt	Leave no connect	Requires additional pull up if used.
150	GND	PWR		Supply and signal reference	Not applicable	

Pin Number	Name	Class	Domain	Function	If not required	Notes
151	SLVSDA / SCK	ODwpu (may change to Iwpu during startup)	VDDI	Slave I <sup>2</sup> C data OR SPI SCK	Not applicable	Requires additional pull up if using I <sup>2</sup> C mode.
152	SLVSLC / nSS	ODwpu (may change to Iwpu during startup)	VDDI	Slave I <sup>2</sup> C clock OR SPI nSS	Not applicable	Requires additional pull up if using I <sup>2</sup> C mode.
153	SLV2CADDRSEL / MOSI	Iwpu	VDDI	Slave I <sup>2</sup> C address select OR SPI MOSI	Not applicable	In I <sup>2</sup> C mode, controls address. In SPI mode becomes MOSI input from host.
154	nSLV2C / MISO	Iwpu (may change to O during startup)	VDDI	Slave I <sup>2</sup> C mode OR SPI MISO	Not applicable	Sampled at reset; if low selects I <sup>2</sup> C mode, if high selects SPI mode and becomes MISO output to host.
155	DNC			Do not connect		
156	DNC			Do not connect		
157	DNC			Do not connect		
158	DNC			Do not connect		
159	GPIO0	IOwpu	VDDI	General purpose I/O	Leave no connect	
160	VDDI	PWR		I/O supply	Not applicable	
161	GND	PWR		Supply and signal reference	Not applicable	
162	GPIO1	IOwpu	VDDI	General purpose I/O	Leave no connect	Optionally serves as HSYNC input.
163	GPIO2	IOwpu	VDDI	General purpose I/O	Leave no connect	Optionally serves as VSYNC/EXTSYNC input.
164	GPIO3	IOwpu	VDDI	General purpose I/O	Leave no connect	
165	GPIO4	IOwpu	VDDI	General purpose I/O	Leave no connect	
166	GND	PWR		Supply and signal reference	Not applicable	
167	GND	PWR		Supply and signal reference	Not applicable	
168	GND	PWR		Supply and signal reference	Not applicable	
169	GND	PWR		Supply and signal reference	Not applicable	
170	nRESET	Iwpu	VDDI	Hardware reset	Not applicable	May require additional bypass capacitor to GND for best EMC.
171	VDDI	PWR		I/O supply	Not applicable	
172	GND	PWR		Supply and signal reference	Not applicable	
173	VDDC	PWR		Core supply	Not applicable	Output from internal LDO.
174	VDDA	PWR		Analogue supply	Not applicable	
175	DNC			Do not connect		
176	DNC			Do not connect		
177	DNC			Do not connect		
178	DNC			Do not connect		
179	DNC			Do not connect		
180	SHIELD2DCTS	AO	VDDA	2DCTS shield pin	Not applicable	Shield driver for 2DCTS sense pins.
181	E22	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
182	D22	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
183	C22	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
184	E21	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
185	D21	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
186	C21	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
187	E20	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
188	D20	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
189	C20	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
190	VDDA	PWR		Analogue supply	Not applicable	
191	GND	PWR		Supply and signal reference	Not applicable	
192	E19	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
193	D19	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
194	C19	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
195	E18	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
196	D18	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
197	C18	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
198	E17	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
199	D17	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
200	C17	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
201	E16	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
202	D16	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
203	C16	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
204	E15	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
205	D15	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
206	C15	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
207	E14	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
208	D14	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
209	C14	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
210	E13	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
211	D13	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
212	C13	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
213	E12	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
214	D12	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
215	C12	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
216	VDDA	PWR		Analogue supply	Not applicable	
217	GND	PWR		Supply and signal reference	Not applicable	
218	E11	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
219	D11	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
220	C11	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
221	E10	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
222	D10	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
223	C10	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
224	E9	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
225	D9	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	

Pin Number	Name	Class	Domain	Function	If not required	Notes
226	C9	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
227	E8	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
228	D8	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
229	C8	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
230	E7	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
231	D7	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
232	C7	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
233	E6	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
234	D6	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
235	C6	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
236	E5	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
237	GND	PWR		Supply and signal reference	Not applicable	
238	VDDA	PWR		Analogue supply	Not applicable	
239	D5	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
240	C5	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
241	E4	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
242	D4	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
243	C4	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
244	E3	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
245	D3	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
246	C3	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
247	E2	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
248	D2	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
249	C2	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
250	E1	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
251	D1	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
252	C1	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
253	GND	PWR		Supply and signal reference	Not applicable	
254	VDDA	PWR		Analogue supply	Not applicable	
255	E0	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
256	D0	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	

Table 3.2.1-1: LQFP256 Pin Table

Class	Description
PWR	Power pin
AI	Analogue input
AO	Analogue output
AIO	Analogue IO
I	CMOS input (no pull up)
Iwpu	CMOS input with weak pull up <sup>3</sup>
O	CMOS push-pull output
ODwpu	CMOS Open drain with weak pull up <sup>4</sup>
OD	CMOS Open drain no pull up
IO	CMOS input/output
IOwpu	CMOS input/output with weak pull up <sup>4</sup>

Table 3.2.1-2: Pin Classes

As a general convention, communication pin names are prefixed with "SLV" or "MST" to designate Slave or Master. Pin names with an "n" at the start of the function name designate an active-low signal e.g. MSTnIRQ is an active low interrupt from the Master. Also note that dual-mode pins are named (A) / (B), where (A) is the applicable name in the first mode and (B) in the second mode.

<sup>3</sup>Pull up/down intended as level keeper only.

**3.3 Pin Table**

**3.3.1 LFBGA256**

Ball Number	Name	Class	Domain	Function	If not required	Notes
A1	VDDA	PWR		Analogue supply	Not applicable	
A2	E0	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
A3	C0	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
A4	D0	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
A5	C1	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
A6	VDDA	PWR		Analogue supply	Not applicable	
A7	C4	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
A8	D6	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
A9	C9	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
A10	D12	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
A11	VDDA	PWR		Analogue supply	Not applicable	
A12	C16	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
A13	E17	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
A14	C19	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
A15	C20	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
A16	VDDA	PWR		Analogue supply	Not applicable	
B1	A0	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
B2	SHIELD2DCTS	AO	VDDA	2DCTS shield pin	Not applicable	Shield driver for 2DCTS sense pins.
B3	E1	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
B4	E2	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
B5	D1	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
B6	D2	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
B7	D4	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
B8	C7	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
B9	D9	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
B10	E12	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
B11	D14	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
B12	D16	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
B13	C18	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
B14	D19	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
B15	D20	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
B16	E20	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
C1	A3	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
C2	A2	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
C3	A1	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
C4	E3	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
C5	C2	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
C6	C3	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
C7	C5	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
C8	D7	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
C9	C10	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
C10	C13	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
C11	E14	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
C12	E16	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
C13	D18	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
C14	E19	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
C15	D21	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
C16	C21	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
D1	VDDA	PWR		Analogue supply	Not applicable	
D2	A5	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
D3	A4	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
D4	GND	PWR		Supply and signal reference	Not applicable	
D4	GND	PWR		Supply and signal reference	Not applicable	
D5	E4	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
D6	D3	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
D7	D5	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
D8	E7	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
D9	D10	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
D10	D13	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
D11	C15	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
D12	C17	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
D13	E18	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
D14	D22	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
D15	C22	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
D16	E21	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
E1	A9	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
E2	A8	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
E3	A7	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
E4	A6	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
E5	GND	PWR		Supply and signal reference	Not applicable	
E6	E5	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
E7	C6	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
E8	C8	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
E9	C11	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
E10	E13	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	

Ball Number	Name	Class	Domain	Function	If not required	Notes
E11	D15	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
E12	D17	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
E13	DNC			Do not connect		
E14	DNC			Do not connect		
E15	E22	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
E16	VDDA	PWR		Analogue supply	Not applicable	
F1	A14	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
F2	A13	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
F3	A12	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
F4	A11	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
F5	A10	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
F6	GND	PWR		Supply and signal reference	Not applicable	
F7	E6	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
F8	D8	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
F9	D11	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
F10	C14	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
F11	E15	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
F12	DNC			Do not connect		
F13	DNC			Do not connect		
F14	DNC			Do not connect		
F15	SHIELD2DCTS	AO	VDDA	2DCTS shield pin	Not applicable	Shield driver for 2DCTS sense pins.
F16	VDDC	PWR		Core supply	Not applicable	Output from internal LDO.
G1	A20	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
G2	A19	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
G3	A18	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
G4	A17	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
G5	A16	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
G6	A15	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
G7	E8	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
G8	E9	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
G9	E11	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
G10	GND	PWR		Supply and signal reference	Not applicable	
G11	GND	PWR		Supply and signal reference	Not applicable	
G12	GND	PWR		Supply and signal reference	Not applicable	
G13	nRESET	Iwpu	VDDI	Hardware reset	Not applicable	May require additional bypass capacitor to GND for best EMC.
G14	GND	PWR		Supply and signal reference	Not applicable	
G15	GND	PWR		Supply and signal reference	Not applicable	
G16	GND	PWR		Supply and signal reference	Not applicable	
H1	VDDC	PWR		Core supply	Not applicable	Output from internal LDO.
H2	A26	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
H3	A25	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
H4	A24	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
H5	A23	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
H6	A22	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
H7	A21	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
H8	E10	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
H9	C12	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
H10	GND	PWR		Supply and signal reference	Not applicable	
H11	GPIO3	IOwpu	VDDI	General purpose I/O	Leave no connect	
H12	GPIO2	IOwpu	VDDI	General purpose I/O	Leave no connect	Optionally serves as VSYNC/EXTSYNC input.
H13	GPIO1	IOwpu	VDDI	General purpose I/O	Leave no connect	Optionally serves as HSYNC input.
H14	GPIO0	IOwpu	VDDI	General purpose I/O	Leave no connect	
H15	DNC			Do not connect		
H16	DNC			Do not connect		
J1	A27	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
J2	A28	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
J3	A29	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
J4	A30	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
J5	A31	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
J6	A32	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
J7	A33	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
J8	E34	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
J9	E35	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
J10	GPIO4	IOwpu	VDDI	General purpose I/O	Leave no connect	
J11	DNC			Do not connect		
J12	DNC			Do not connect		
J13	nSLV2C / MISO	Iwpu (may change to O during startup)	VDDI	Slave I <sup>2</sup> C mode OR SPI MISO	Not applicable	Sampled at reset; if low selects I <sup>2</sup> C mode. If high selects SPI mode and becomes MISO output to host.
J14	SLV2CADDRSEL / MOSI	Iwpu	VDDI	Slave I <sup>2</sup> C address select OR SPI MOSI	Not applicable	In I <sup>2</sup> C mode, controls address. In SPI mode becomes MOSI input from host.
J15	SLVSCL / nSS	ODwpu (may change to Iwpu during startup)	VDDI	Slave I <sup>2</sup> C clock OR SPI nSS	Not applicable	Requires additional pull up if using I <sup>2</sup> C mode.
J16	VDDI	PWR		I/O supply	Not applicable	
K1	A34	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
K2	A35	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
K3	A36	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	Can be aliased to act as C48.
K4	A37	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	Can be aliased to act as D48.
K5	A38	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	Can be aliased to act as E48.

Ball Number	Name	Class	Domain	Function	If not required	Notes
K6	A39	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	Can be aliased to act as C49.
K7	E32	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
K8	E33	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
K9	D35	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
K10	GND	PWR		Supply and signal reference	Not applicable	
K11	GND	PWR		Supply and signal reference	Not applicable	
K13	GND	PWR		Supply and signal reference	Not applicable	
K14	GND	PWR		Supply and signal reference	Not applicable	
K15	SLVnIRQ	OD	VDDI	Slave report ready interrupt	Leave no connect	Requires additional pull up if used.
K16	SLVSDA / SCK	ODwpu (may change to lwpu during startup)	VDDI	Slave I <sup>2</sup> C data OR SPI SCK	Not applicable	Requires additional pull up if using I <sup>2</sup> C mode.
L1	A40	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	Can be aliased to act as D49.
L2	A41	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	Can be aliased to act as E49.
L3	A42	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	Can be aliased to act as C50.
L4	A43	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	Can be aliased to act as D50.
L5	A44	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	Can be aliased to act as E50.
L6	GND	PWR		Supply and signal reference	Not applicable	
L7	E31	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
L8	C32	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
L9	C35	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
L10	E37	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
L11	D39	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
L12	E47	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
L13	D47	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
L14	GND	PWR		Supply and signal reference	Not applicable	
L15	SHIELD2DCTS	AO	VDDA	2DCTS shield pin	Not applicable	Shield driver for 2DCTS sense pins.
L16	VDDI	PWR		I/O supply	Not applicable	
M1	VDDA	PWR		Analogue supply	Not applicable	
M2	A45	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	Can be aliased to act as C51.
M3	A46	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	Can be aliased to act as D51.
M4	A47	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	Can be aliased to act as E51.
M5	GND	PWR		Supply and signal reference	Not applicable	
M6	E29	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
M7	D29	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
M8	D31	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
M9	D34	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
M10	D37	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
M11	C39	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
M12	C41	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
M13	C47	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
M14	E46	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
M15	D46	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
M16	VDDA	PWR		Analogue supply	Not applicable	
N1	A48	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	Can be aliased to act as C52.
N2	A49	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	Can be aliased to act as D52.
N3	A50	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	Can be aliased to act as E52.
N4	E27	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
N5	E28	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
N6	C27	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
N7	C29	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
N8	C31	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
N9	C34	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
N10	C37	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
N11	E38	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
N12	E40	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
N13	D42	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
N14	C46	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
N15	E45	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
N16	D45	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
P1	A51	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	Can be aliased to act as C53.
P2	A52	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	Can be aliased to act as D53.
P3	E25	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
P4	E26	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
P5	D25	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
P6	D26	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
P7	D28	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
P8	E30	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
P9	D33	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
P10	E36	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
P11	D38	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
P12	D40	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
P13	C42	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
P14	D43	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
P15	C45	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
P16	E44	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
R1	A53	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	Can be aliased to act as E53.

Ball Number	Name	Class	Domain	Function	If not required	Notes
R2	SHIELD2DCTS	AO	VDDA	2DCTS shield pin	Not applicable	Shield driver for 2DCTS sense pins.
R3	E24	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
R4	C24	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
R5	C25	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
R6	C26	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
R7	C28	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
R8	D30	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
R9	C33	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
R10	D36	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
R11	C38	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
R12	C40	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
R13	E41	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
R14	C43	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
R15	C44	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
R16	D44	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
T1	VDDA	PWR		Analogue supply	Not applicable	
T2	E23	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
T3	C23	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
T4	D23	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
T5	D24	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
T6	VDDA	PWR		Analogue supply	Not applicable	
T7	D27	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
T8	C30	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
T9	D32	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
T10	C36	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
T11	VDDA	PWR		Analogue supply	Not applicable	
T12	E39	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
T13	D41	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
T14	E42	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
T15	E43	AIO	VDDA	Sense pin	Connect to SHIELD2DCTS	
T16	VDDA	PWR		Analogue supply	Not applicable	

Table 3.3.1-1: LFBGA256 Pin Table

Class	Description
PWR	Power pin
AI	Analogue input
AO	Analogue output
AIO	Analogue IO
I	CMOS input (no pull up)
Iwpu	CMOS input with weak pull up <sup>4</sup>
O	CMOS push-pull output
ODwpu	CMOS Open drain with weak pull up <sup>4</sup>
OD	CMOS Open drain no pull up
IO	CMOS input/output
IOwpu	CMOS input/output with weak pull up <sup>4</sup>

Table 3.3.1-2: Pin Classes

As a general convention, communication pin names are prefixed with "SLV" or "MST" to designate Slave or Master. Pin names with an "n" at the start of the function name designate an active-low signal e.g. MSTnIRQ is an active low interrupt from the Master. Also note that dual-mode pins are named (A) / (B), where (A) is the applicable name in the first mode and (B) in the second mode.

<sup>4</sup>Pull up/down intended as level keeper only.

## 4 Pin Descriptions

### 4.1 A0..53, C0..47, D0..47, E0..47

These are the sense pins, connected to the 2D CTS electrodes. The exact pin to electrode mapping is defined using the TouchHub configuration tool. The routing and layout of the connections to these pins is very important for best performance and is described in a separate application note. See **Appendix B References**. Note that A36 through A53 can be configured to act as C48 D48 E48 through to C53 D53 E53 in support of ultra-wide aspect ratio sensor designs.

### 4.2 SHIELD2DCTS

The 2D CTS sense pins must be routed using a shielding technique using a dummy electrode that is driven by this pin. This is described in a separate application note. See **Appendix B References**. SHIELD2DCTS must be bypassed to GND near to the device, with a single 1nF 6V ceramic X5R (or tighter tolerance) capacitor.

### 4.3 GND

The 0V power supply connection. Connect all GND pins to 0V.

### 4.4 VDDA

The analogue sub-system's power supply connection, running at nominally 3.3V. Connect all VDDA pins to 3.3V. The VDDA supply must be low noise and well regulated. Each VDDA pin must have a parallel 22uF and 100nF ceramic capacitor within 2mm, bypassing to GND with a short low inductance PCB trace. An additional single bulk ceramic, tantalum or electrolytic capacitor of  $\geq 22\mu\text{F}$  is required on the VDDA supply. Under most conditions its is acceptable to share this supply with VDDI<sup>5</sup>.

These pins have special layout considerations. See **Appendix A.1.3 Layout and Routing Considerations for VDDA tracks** for further details.

### 4.5 VDDC

The core sub-system's power supply output, driven by an internal LDO running at nominally 1.8V. If there is more than one VDDC pin then connect them all together to form a single net. Each VDDC pin must have a parallel 22uF and 100nF ceramic capacitor within 2mm, bypassing to GND with a short low inductance PCB trace. No other connections to the VDDC net are permitted.

These pins have special layout considerations. See **Appendix A.1.3 Layout and Routing Considerations for VDDA tracks** for further details.

### 4.6 VDDI

The I/O sub-system's power supply connection, running at nominally 1.8V to 3.3V. Connect all VDDI pins to this supply. The VDDI supply is used to define the interface logic level used to communicate with the host, so must be sufficiently well regulated to ensure reliable high speed comms. Each VDDI pin must have a 100nF ceramic capacitor within 2mm, bypassing to GND with a short low inductance PCB trace. If the VDDA and VDDI supplies are separate, an additional single bulk ceramic, tantalum or electrolytic capacitor of  $\geq 1\mu\text{F}$  is required on the VDDI supply. Under most conditions it is OK to share this supply with VDDA, in which case route VDDI as a separate net and use a star point connection to VDDA to help to isolate noise on the two domains<sup>5</sup>. CMOS I/O pins should never exceed the limitations stated in Table 9.1-1 (V<sub>pc</sub> and V<sub>pa</sub>) during power up, operation or power down.

These pins have special layout considerations. See **Appendix A.1.3 Layout and Routing Considerations for VDDA tracks** for further details.

<sup>5</sup>Assuming the I/O level is 3.3V.



#### 4.7 SLVnIRQ

The device generates an interrupt whenever it has a report waiting to be read by the host. The slave interrupt pin asserts low in this case. It returns to a Hi-Z state when no reports are pending (but is weakly pulled up). The action of the host reading a report is to consume that report, and when all reports have been consumed the pin returns to Hi-Z (wpu). In order to affect an acceptably fast low-to-high transition in the presence of parasitic capacitance, an external pull up of 1K to 10K is required. The host device should use \*level\* triggering to sense the interrupt.

#### 4.8 SLVSDA / SCK

This pin serves different functions depending on the communication mode selected by the nSLVI2C pin:

**Slave I<sup>2</sup>C Mode:** The pin serves as the I<sup>2</sup>C Data pin to connect to the host. It has a weak internal pull up which must be supplemented with a 1K to 10K pull up to achieve correct rise and fall times depending on capacitive loading.

**Slave SPI Mode:** This pin becomes the SPI SCK clock input from the host. In this mode no additional pull-up resistor is required.

#### 4.9 SLVSCL / nSS

This pin serves different functions depending on the communication mode selected by the nSLVI2C pin:

**Slave I<sup>2</sup>C Mode:** This pin is the I<sup>2</sup>C Clock pin to connect to the host. It has a weak internal pull up which must be supplemented with a 1K to 10K pull up to achieve correct rise and fall times depending on capacitive loading.

**Slave SPI Mode:** This pin becomes the SPI active low Slave Select input from the host. In this mode no additional pull-up resistor is required.

#### 4.10 SLVI2CADDRSEL / MOSI

This pin serves different functions depending on the communication mode selected by the nSLVI2C pin:

**Slave I<sup>2</sup>C Mode:** Selects between 2 addresses for the device. See **7.3.1 Slave Address Selection** for details. The pin includes a weak pull up. It is strongly recommended to terminate this pin directly to GND or VDDI (as required) to completely override this pull up (but only when in Slave I<sup>2</sup>C mode!).

**Slave SPI Mode:** The pin becomes the MOSI input from the host.

#### 4.11 nSLVI2C / MISO

This pin serves different functions depending on its state as sampled at power-on or reset:

**Sampled low at reset:** Selects Slave I<sup>2</sup>C communications mode. The pin includes a weak pull up. It is strongly recommended to terminate this pin directly to GND to select Slave I<sup>2</sup>C mode.

**Sampled high at reset:** Selects Slave SPI communications mode. The pin includes a weak pull up. It is strongly recommended to use a supplemental pull-up of 1K to 10K to select SPI mode; the pin must not be terminated directly to VDDI ! On switching to SPI mode, the pin is changed to an output driver and is used as the MISO output to the host.

#### 4.12 DNC

Do not connect. This pin has an internal connection to the device and must not be connected externally.

#### 4.13 GPIO0..4

General purpose I/O pins that can be configured and used by the host as required. Each one has an internal weak pull up included. Note the optional use of GPIO1 as an HSYNC input and GPIO2 as a VSYNC/EXTSYNC input (these optional selections are made via the device's configuration registers).

#### 4.14 GND

Do not connect. This pin has an internal connection to the device and must not be connected externally.

#### 4.15 nRESET

This pin is the asynchronous master hardware reset. Asserted low it returns the device to its reset state. When high, the device operates as normal. The pin has a weak internal pull up which must be supplemented with a 1K to 5K pull up and optionally a 10nF ceramic bypass capacitor to GND<sup>6</sup> (to offer the best fast-transient immunity in harsh EMI applications).

---

<sup>6</sup>Check the ability of the connected reset driver to support this capacitive load.

5 Reference Schematic




Figure 5-1: Reference Schematic (LQFP256)




Figure 5-2: Reference Schematic (LFBGA256)

## 6 Sensing

### 6.1 Sensing Overview

The aXiom sensing architecture has been designed to measure capacitance, with a Signal-To-Noise ratio that goes far beyond existing solutions, whilst also being sympathetic to the diverse range of EMC and EMI challenges that are faced in real-world applications. Using a high purity narrow band drive waveform, with an amplitude of just 1.25V<sup>7</sup>, the controller not only has extremely low Radiated Emissions, but is also sympathetic to the long term sensor aging problem, that is seen when operating at elevated temperature and humidity. This little-documented aspect of touch sensors, can only be addressed by using low amplitude DC-neutral drive techniques, to radically slow-down the effects of electro-corrosion, electro-migration and e-field induced damage to various metals and some polymeric materials. To pass stringent EMC tests, in particular those dealing with injected currents (Conducted Immunity), many competing controllers resort to high sensor drive amplitudes to improve their overall SNR. While this may be successful in one regard, it seriously compromises both sensor lifetime and Radiated Emissions. Coupled with drive waveforms that are often square in nature (leading to complex harmonic content), it can be seen that a pure low amplitude drive signal is a major advantage in tough environments. To measure capacitance using small signals in the presence of large amounts external noise, requires that the sensing architecture and the analogue front end of the device, is carefully optimized to be able to recover the carrier, even when this is hundreds of times smaller than the interference; techniques that are well understood in modern radio systems but that are seldom used in touch sensing.

The device can be connected to a broad range of Capacitive Touch Sensor (CTS) styles, including both single and double connected versions of the well known *Diamond*, *Flooded* and *True Single Layer* types. To further extend the range of applications that are possible, the device treats its sensor pins as general resources and is able to use any pin as either drive or sense. This allows great flexibility in the aspect ratio of the CTS sensing area; the pool of sensor pins can be mapped to sensor electrodes in any ratio that is needed. This allows everything from long-thin touch areas to square touch areas to be created easily. The sensing architecture has more than enough dynamic range to handle the sensor measurement, in the presence of the diverse parasitics created by such extreme aspect ratios. This capability further extends to allowing direct support for truncated electrodes, often found in non-rectangular touch applications<sup>8</sup>.

The high SNR of the acquisition engine, allows a wide range of glove types and thicknesses to be used with the CTS. Alternatively, high quality multi-touch tracking through very thick plastic cover panels becomes possible; over 10mm of acrylic overlay can be used and can even have varying thickness, thanks to a novel compensation scheme that helps to unify the touch sensitivity across diverse thickness changes. Sensing through small air gaps also becomes viable<sup>9</sup>. Water suppression is built into the device's capability, allowing wet finger tracking and water rejection<sup>10</sup>.

---

<sup>7</sup>2.5V pk-pk

<sup>8</sup>Imagine a circular sensor; the outer electrodes have almost no surface area compared to those in the middle.

<sup>9</sup>Subject to mechanical stability considerations.

<sup>10</sup>Including saline solutions, blood etc with some sensing compromises.

The acquisition engine makes its measurements during a period called a Frame. Each frame is sub-divided into smaller time units called *Slots*. During a Frame, different measurement tasks (Slots) are scheduled. Typically, a Frame consists mainly of CTS and/or CDS Slots, simply because there are so many measurements to take. There are also typically, a small number of Slots used for housekeeping. To simplify things, TouchHub2 can automatically configure the Frame based on the system's requirements.




Figure 6.1-1: Acquisition Engine Frame Structure

The overall architecture of the AX198A-2D is shown below in simplified form.




Figure 6.1-2: Simplified System Architecture




Figure 6.1-3: Simplified Sensing Architecture

## 6.2 Touch Sensing

### 6.2.1 2D (xy) Sensing

The AX198A-2D uses a *transverse capacitive* measurement technique (“trans-cap”) to sense the capacitive coupling between pairs of electrodes. Traditionally, these would be called *transmitter* and *receiver* (or *drive* and *sense*) electrodes. The AX198A-2D sensing architecture is more flexible than existing devices, which makes it misleading to think of electrodes as having fixed transmit and receive functions. Rather, any electrode can be either function. Hence, we’ll refer to them as either just electrodes or *sense pins* or even sometimes *channels*; the names are freely interchangeable.

The AX198A-2D has 198 sense pins. These can be wired to the electrodes of a 2D Capacitive Touch Sensor (2D CTS) in a very flexible way, enabling the creation of sensing areas with arbitrary aspect ratios. To simplify the design task, the supplied TouchHub2 software can take high-level design requirements, such as the number of electrodes in each axis of the CTS, and automatically decide which device pins to connect to which electrodes. For this reason, when you look in the Pin Description tables you will not see familiar names like “TX0” or “RX10”. Instead, you will see pins with more generic names like “A0” and “D3”. This way we reduce the risk of inferring the function of these pins. Likewise, we refer to the two axes as Rows and Columns rather than Tx and Rx.

The 2D CTS is typically formed of a grid of orthogonal electrodes. Where a Row and Column electrode intersect, a sensing node is formed. The capacitance of all nodes in the CTS are measured by the device once every *frame*<sup>11</sup>. When a user touches the CTS, the node capacitances change near to the touch position and cause what is referred to as a *touch delta*. It is this touch delta that the device senses and converts into accurate touch positions.




Figure 6.2.1-1: Channel Naming Convention

<sup>11</sup>The measurement is conducted by the acquisition engine, which is instructed what to do by a configuration *profile* created by TouchHub2.



The AX198A-2D can measure up to 6144 nodes; this means that configurations where  $(RXs \times TXs \leq 6144)$  are supported. Some large, almost-square, designs may need to limit the number of RX and TX to stay within this limit. While any pin can be configured as either TX or RX, there are multiple factors which affect performance including how electrodes are assigned to pins. Therefore, it is necessary to use the TouchHub2 tool to determine the optimal connections to use for your sensor.

The AX198A-2D can report up to 10 concurrent touches, using advanced signal processing techniques to accurately resolve touch positions at up to 16 bits of resolution. To enhance the rate at which the host can read the status and position of these touches, all 10 touches are combined into a single compact report, reducing communication traffic and reducing the chance of the host missing important touch events.





Figure 6.2.1-2: Traditional vs. aXiom Channel Allocation

6.2.2 1D (slider) and 0D (button) Sensing

As described above, the AX198A-2D has 198 channels. In many applications, some or all of these will be allocated to a 2D (xy) sensing grid of electrodes to resolve touch position above a display. However, the AX198A-2D has the ability to allocate arbitrary (albeit concurrent) ranges of channels, to be processed independently as though they were separate touch regions. A region can use any number of channels, from all available channels, which would of course result in a 2D region, right down to just one pair of channels<sup>12</sup> forming a 0D *button*. Up to 16 regions can be defined. Touch processing within regions works exactly like they are each a *sub 2D touch area*. This means that even a 0D button reports a touch event using the same reporting mechanism as a 2D region, sending its touch status and an xy position to the host. For a 0D region (1 x 1 channels), the xy position is fixed to report exactly mid-range (the host can hence ignore these coordinates). For a 1D region (1 x n channels), the xy position is fixed to mid-range in one axis and reports the touch position along the long axis.




Figure 6.2.2-1: Region Types

<sup>12</sup>The smallest arrangement to allow for a trans-cap measurement of a single node.

The channels of the AX198A-2D are all measured using the same settings as part of the overall measurement frame. The allocation of the channels into regions is a post-measurement activity and as such, means that the electrical characteristics and environments of the physical sensing regions must be similar. For example, defining a 2D region of electrodes over a display, so adding significant load capacitance, will possibly require us to lower the measurement gain. This will also cause the same gain to be used for the channels allocated to a 0D button, hence the physical sensitivity of that button needs to be compatible with that gain. Note that the AX198A-2D has the ability to individually scale every node independently and that can help in such situations; see **6.3 Variable Thickness Lenses** for more information.

Region 0 is special, in that it can process 3D sensing events such as proximity and hover and is intended to be used with a 2D sensor (but it is not required to). All regions are identical in all other respects. Region reporting is done in the lower 2 bits of each of the 16-bit X and Y coordinates per-touch. This yields a combined 4-bit number i.e. 16 regions in total, with the touch coordinate using the remaining upper 14-bits of X and Y. If regions are not used the host can, if it chooses, simply process the coordinates as full 16-bit unsigned numbers and just ignore the fact that the lower 2-bits of each coordinate, are actually region identifier bits<sup>13</sup>. On the other hand, if regions are used, the host can still process the coordinates as 16-bit, but it can also isolate the combined 4-bit region identifier from X and Y, to tell which region a particular touch is in. This way the region reporting is conveniently embedded in with the normal report data.

Regions are also integrated with Haptic triggering, allowing different effects to be configured based on which region a touch is interacting with.

---

<sup>13</sup>The lower 2-bits are insignificantly small in a touch system and can be safely ignored anyway.

### 6.3 Variable Thickness Lenses

The AX198A-2D's acquisition engine includes a facility to scale the measured 2D touch delta array on a node-by-node basis. The scaling factors for each node can be changed using TouchHub2 via a configuration file. For most touch controllers, scaling the measured deltas in this way would simply amplify the background noise, to a point where it would cause excessive touch position jitter and even false detections. However, because the SNR of the AX198A-2D is so much higher, this amplification becomes viable, allowing corrections to the apparent gain of each and every node on the 2DCTS.

This delta scaling, opens up interesting new possibilities to support cover lenses with widely varying thickness across their surface. The scaling allows both attenuation and amplification, giving an adjustment range of x16 between areas requiring the lowest and highest gains. Additionally, any node can be completely suppressed, allowing regions of the sensor to be disabled. The rear side of the lens can remain flat, or perhaps curved in just 1 direction, making production lamination far easier than some schemes, that try to in-mold laminate the touch sensor into complex uniform thickness lenses.



Figure 6.3-1: Example of a Flat Sensor and Variable Thickness Lens

### 6.4 EMC Features

One of the toughest challenges faced by capacitive touch sensors, is that of achieving high electrical noise immunity to conducted interference. The reason is simple: in most typical electronic systems we only need to worry about noise on the power supplies relative to our own GND (0V), which is local to the system. Excess noise can always be filtered out. In a capacitive touch system, part of the sensing current travels via a capacitively coupled route, through the touching finger and back to the controller via a 3rd terminal; earth. So noise that is common to power and GND relative to earth, will appear in the capacitive measurement when, and only when, a touch is applied. In some compliance tests, this immunity aspect is checked by injecting a common mode signal and sweeping it from 150KHz to 80MHz, 80% amplitude modulated. This causes a voltage disturbance of nearly 50V peak-to-peak with respect to earth<sup>14</sup>! Noise of this type is encountered in many industrial, medical and automotive environments, caused by switch mode power supplies, inductive coupling between equipment cables etc. Clearly, because the noise is "earth referred" there is no obvious conventional way to filter it.




Figure 6.4-1: Example Common Mode Noise From "Other" Equipment

The nature<sup>15</sup> of a typical touch sensor is that capacitance measurements at a frequency between 50 and 500KHz tend to be optimal. Clearly this frequency range overlaps the test band mentioned above; injecting noise at or near the measurement frequency will directly affect the measurement. In order to counter this, the AX198A-2D is frequency agile, being able to move its measurement frequency at will. This is known as *frequency hopping* and is a well understood method for avoiding interference in many aspects of electronics and radio communications<sup>16</sup>. The AX198A-2D uses a very narrow bandwidth to measure capacitance. This has the great advantage that in a congested spectrum with narrow *quiet gaps*, it is still possible to re-locate the acquisition frequency to affect low noise measurements. Many competing touch devices use an *integration* technique, employing an integrator with a sampled input. This gives rise to an extremely wide and complex *reception spectrum*<sup>17</sup>, making it hard to hop away from interference. A second advantage that narrow band demodulation offers, is that it is possible to very accurately measure the amount of external noise present at any moment; the AX198A-2D does this continuously each frame and hence it can react instantly if noise suddenly appears in the system. Competing systems can sometimes be fooled into thinking that there is zero noise, when certain noise frequencies are injected, and hence their measurements fail when no preventative steps are taken to frequency hop. The AX198A-2D can never be fooled in this way. The AX198A-2D also sets new standards in its ability to maintain several internal operating points, allowing it to hop quickly and seamlessly between frequencies.

<sup>14</sup>e.g. EN61000-4-6 Testing and measurement techniques - Immunity to conducted disturbances, induced by radio-frequency fields: Level 3.

<sup>15</sup>i.e. its -3dB frequency response.

<sup>16</sup>Invented c. 1942 for guided torpedo anti-jamming.

<sup>17</sup>the sampling window imposes a  $\frac{\sin(x)}{x}$  frequency response characteristic which is full of slowly reducing lobes and few, very narrow gaps to hop to.

To further protect the AX198A-2D against EMI, the signal path in the analogue front end, uses techniques to avoid its amplifiers from over-ranging in the presence of very high levels of interference. Even when such counter measures are employed, the touch report stability is still industry leading, thanks to the high SNR of the acquisition engine.

So far we have talked only about immunity to interference, but in some applications, emissions are just as big an issue. The AX198A-2D drives the sensor with a pure 1.25V amplitude sinusoidal waveform at a single frequency. Compare this to many competing devices that drive the sensor using a square wave at up to 30V peak-to-peak, leading to problems when trying to pass emissions certification.

### 6.5 Water Suppression

The AX198A-2D employs a unique architecture that allows it to make two types of measurement during the same frame: i) trans-cap (as already discussed) and ii) a second measurement type called *absolute capacitance* or *abs-cap*. Abs-cap measures the total capacitance of an electrode, rather than the coupling capacitance to another electrode. When abs-cap measurements are taken, they are done concurrently on a whole group of electrodes. This means that multiple electrodes are driven with near identical waveforms and hence the coupling capacitance from neighbour to neighbour is virtually neutralized; only the total capacitance of each electrode to GND+earth is sensed. This has the useful side-effect that water puddles, laying on the CTS lens surface that bridge between/across electrodes, become almost invisible from a capacitance point of view. Trans-cap measurements, on the other hand, will see normal touches and water puddles as almost identical. By making two types of measurement, the AX198A-2D can discriminate between such contacts and hence can offer a great improvement in *waterproofing* the overall touch solution.<sup>18</sup>




Figure 6.5-1: Different Behaviors With Abs-cap and Trans-cap Measurements With Water and Touch

<sup>18</sup>These effects have been well known since the late 90's but implementation of dual measurement-mode controllers only became popular with the growth of mobile devices.



Abs-cap measurements come with their own set of challenges, mainly caused by the fact that the change in capacitance with touch, is a much smaller proportion of the electrode's *baseline capacitance* than it is with trans-cap<sup>19</sup>. This leads to a requirement for even greater measurement SNR. There are ways to mitigate some of the extra capacitive loading on the electrodes, particularly those that live at the edges of the CTS, that would normally be exposed large areas of GNDed conductor (e.g. other traces, ESD rings etc). See **Appendix B References** for links to application notes that cover this topic in more detail.

During a frame, the AX198A-2D typically measures a 2DCTS in trans-cap mode across many sub-frame time slots ( See **6.1 Sensing Overview**). Additionally, it will use multiple slots to measure the CTS in abs-cap mode. TouchHub2 software can create a configuration file that will schedule all of these measurements automatically.

---

<sup>19</sup>i.e. the touch delta percent is smaller because the baseline capacitance is so much higher (perhaps 10 to 100 times that of a trans-cap node).

## 6.6 Sensor Compatibility

The wide measurement range of aXiom devices means they can operate with most sensor styles and constructions. For further details refer to **TNxAN00042 aXiom Touch Controller Sensor Compatibility**.

## 6.7 Sensor Protection

Touch sensors are fabricated using a range of materials, some of which are extremely stable and some of which are not. Indium Tin Oxide (ITO), for example, commonly used to make the sensor's electrodes, is a ceramic conductor<sup>20</sup> that is remarkably robust to environmental damage caused by high temperature and humidity. It is very common to leave ITO exposed to the environment, even in harsh conditions<sup>21</sup>. Other materials, notably the Silver commonly used to form the edge wiring on sensors, is a very different proposition when exposed to such conditions and when it is also supporting a voltage difference to a neighboring conductor. In these conditions, an effect known as Electro-Migration can occur over time, that forms small conductive "dendrites" between traces that eventually short circuit the touch sensor channels and cause premature failure. This is true for sensors that are fabricated on glass or plastic substrates. A common requirement in industrial and automotive environments, is to achieve a 504 hour operating life when exposed to 60°C and 90% relative humidity. This requirement sounds easy enough and indeed, many claim that their sensor / controller combination can pass this test. The reality is that the test is often conducted like a "storage" test with no power applied during the environmental exposure. This is *not* the same test! It is the application of power, and hence voltage, that causes the Electro-Migration. The rate of migration depends on many factors including the voltage differential between traces.

For this reason the AX198A-2D takes two special precautions:

1. It uses a very small drive amplitude of 1.25V (2.5V pk-pk) to measure the capacitance. Compare this to controllers that use 10 to 30V to drive the sensor.
2. It also biases all inactive electrodes in such a way that, all active drive voltages swing symmetrically either side of this bias; this has the effect of further slowing migration as the net DC level is approximately zero<sup>22</sup>. Compare this to controllers that bias inactive electrodes to GND and drive with a pulsed 30V waveform.

Further discussion of these effects are beyond the scope of this document, but further information can be found in **Appendix B References**.

---

<sup>20</sup>It can also be classed as an alloy depending on its exact composition.

<sup>21</sup>Noting that standing water or other contaminants can etch ITO if they are acidic in nature.

<sup>22</sup>Referred to as a DC neutral drive.

## 7 Host Interfaces

### 7.1 Available Interfaces

The AX198A-2D offers two ways to communicate with the host;

1. A slave I<sup>2</sup>C interface consisting of the following pins (taking the name **before** the “/”): (**SLVSDA / SCK**), (**SLVSCL / nSS**) and an interrupt (**SLVnIRQ**). Rates up to 400KHz are supported.
2. A slave SPI interface consisting of the following pins (taking the name **after** the “/”): (**SLVI2CADDRSEL / MOSI**), (**nSLVI2C / MISO**), (**SLVSDA / SCK**), (**SLVSCL / nSS**) and an interrupt (**SLVnIRQ**). Rates up to 4MHz are supported.

### 7.2 Mode Selection

A single pin controls which host interface is selected: **nSLVI2C / MISO**. The pin is sampled as the device starts up (from a power on, or reset event):

If the pin is sampled low, **Slave I<sup>2</sup>C** mode is selected.

If the pin is sampled high, **Slave SPI** mode is selected.

The pin includes a weak pull-up that must be overridden either by tying it to GND (for I<sup>2</sup>C mode) or by **pulling up** with a supplemental resistor to VDDI (for SPI mode)<sup>23</sup> (see **4.11 nSLVI2C / MISO**).




Figure 7.2-1: Communication Mode Selection

<sup>23</sup>In SPI mode the pin changes to become an output and hence must **not** be pulled up by tying directly to VDDI.

### 7.3 Slave I<sup>2</sup>C Mode

#### 7.3.1 Slave Address Selection

Two different Slave I<sup>2</sup>C addresses can be selected with the **SLVI2CADDRSEL / MOSI** pin. The pin is sampled as the device starts up (from a power-on, or reset event):

SLVI2CADDRSEL / MOSI level	Slave I <sup>2</sup> C Address (7-bit hex)
low	0x66
high	0x67

Table 7.3.1-1: Slave I<sup>2</sup>C Address Selection

See 4.10 **SLVI2CADDRSEL / MOSI** for notes on terminating this pin.

#### 7.3.2 Connections




Figure 7.3.2-1: Slave I<sup>2</sup>C Connections

#### 7.3.3 I<sup>2</sup>C Protocol

The communications protocol used to access configuration registers in the device and to receive event reports from the device, can be found in **TNxAN00035 aXiom Touch Controller Comms Protocol**. Real-time report collection from the device over the I<sup>2</sup>C interface has been optimized to work in an interrupt driven mode rather than being polled.

## 7.4 Slave SPI Mode

### 7.4.1 Device Selection

In order to communicate with the device the **SLVSCL / nSS** pin must be asserted low for (at least) the duration of the communication. It is OK to permanently connect **SLVSCL / nSS** to GND when in SPI mode, if the AX198A-2D is the only device on the SPI bus.

### 7.4.2 Connections




Figure 7.4.2-1: Slave SPI Connections

### 7.4.3 SPI Protocol

The SPI interface operates in Mode 0<sup>24</sup>. The communications protocol used to access configuration registers in the device and to receive event reports from the device, can be found in **TNxAN00035 aXiom Touch Controller Comms Protocol**. Real-time report collection from the device over the SPI interface has been optimized to work in an interrupt driven mode rather than being polled.

<sup>24</sup>Clock Polarity:0, Clock Phase:0, Clock Edge:1 (Clock idles at 0, and uses rising edge to sample data, and uses falling edge to shift data).

## 8 Programming Model

aXiom devices use a register interface called *Touch Controller Protocol*, or TCP, which defines each and every register in the device, how they are organized and accessed. TCP covers configuration and tuning registers, as well as general status and information registers. For the transport of “live” data, TCP also describes a reporting scheme; this is particularly important for host device drivers, because it is the mechanism by which the device sends real-time touch information to the host.

While all aXiom devices use TCP, the exact set of registers and features offered by a specific device do vary. Hence, this general document does not present a detailed programming interface. Instead, you are directed to **TNxAN00060 aXiom AX198A Touch Controller Programmer’s Guide**

The runtime firmware in aXiom devices is field upgradable using a command and register interface called “Bootloader Protocol” or BLP, details of which can be found in **TNxAN00043 aXiom Touch Controller Bootloader**.

## 9 Device Characteristics

All quoted ranges are at an operating ambient temperature of 25°C unless otherwise stated.

### 9.1 Absolute Maximum Ratings

Stresses beyond those listed in Table 9.1-1 may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated in 9.2 Operational Ratings is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

<b>Symbol</b>	<b>Parameter</b>	<b>Min</b>	<b>Max</b>	<b>Units</b>
VDDA	Analogue supply	-0.3	4	V
VDDI	I/O supply	-0.3	4	V
V <sub>pc</sub>	Voltage applied to any CMOS pin	-0.5	VDDI+0.5	V
I <sub>pc</sub>	Maximum source/sink current for any CMOS pin	-25	25	mA
V <sub>pa</sub>	Voltage applied to any Analogue pin	-0.5	VDDA+0.5	V
I <sub>pa</sub>	Maximum source/sink current for any Analogue pin	-25	25	mA
T <sub>s</sub>	Storage temperature (non operating)	-65	150	°C
T <sub>j</sub>	Junction temperature (operating)		125	°C
ESD <sub>hbm</sub>	ESD rating, human body model <sup>25</sup>		2000	V
ESD <sub>cdm</sub>	ESD rating, charged device model <sup>25</sup>		750	V

Table 9.1-1: Absolute Maximum Ratings

<sup>25</sup>Discharge direct to device pins. Discharge rating to the sensor/lens in a system is application specific but is typically far higher than this device rating.

## 9.2 Operational Ratings

### 9.2.1 Operating Conditions

Symbol	Parameter	Range	Units
T <sub>A</sub>	Ambient temperature <sup>26</sup>	-40 to +105	°C
RH <sub>A</sub>	Ambient relative humidity (non-condensing)	10 to 90	%RH

Table 9.2.1-1: Operating Conditions

### 9.2.2 Power Requirements

Symbol	Parameter	Range <sup>27</sup>	Units
VDDA	Analogue supply	2.97 to 3.63	V
VDDI	I/O supply	1.62 to 3.63	V
IDDA	Active analogue supply current (average over frame)	200 - 250	mA
IDDI	I/O supply current (average over frame)	0.005 to 5	mA
N <sub>VDDA</sub>	Allowable peak-to-peak noise and ripple on analogue supply	85	mV
N <sub>VDDI</sub>	Allowable peak-to-peak noise and ripple on I/O supply	200	mV

Table 9.2.2-1: Power Requirements

Note that IDDA varies depending on the device’s configuration, which defines the measurement types and durations that are performed. For host power supply sizing and thermal calculations, the maximum stated value should be used as an average, with an allowance for +/-25% current variation away from the average during a measurement frame. The chosen regulator must be able cope with this transient current behaviour. Generally, a device configuration that employs only Trans Cap measurements will consume considerably less than one which also enables Abs Cap measurements that last for a significant percentage of the total frame time.

Also note that IDDI varies significantly depending on the amount of IO activity but is generally far smaller than IDDA. As noted in **4 Pin Descriptions** VDDA and VDDI are commonly shared and so this current should be added to the overall supply current budget.

### 9.2.3 Power Sequencing

There are no power sequencing requirements for the application or removal of (or between) VDDA and VDDI. Internal brown-out detection will prevent the device from operating, until both VDDA and VDDC (internal) are properly established. VDDI is not level checked as it does not directly impact the internal operation of the device<sup>28</sup>.

CMOS I/O pins should never exceed the limitations stated in Table **9.1-1** (V<sub>pc</sub> and V<sub>pa</sub>) during power up, operation or power down.

### 9.2.4 Startup Time

From the rising edge of **nRESET** (or when **VDDA** rises above approx. 2V) to the falling edge of **nIRQ**<sup>29</sup>: < **110ms** typical. At this point the device is fully operational.

<sup>26</sup>Subject to appropriate PCB design.

<sup>27</sup>Treat these values as bounding limits.

<sup>28</sup>...but clearly VDDI needs to be correctly established in order to communicate with the device.

<sup>29</sup>The first interrupt is created by a “hello” System Manager report to the host.



### 9.2.5 Reduced Power Mode

To conserve power during periods of low activity, the device can be configured to enter<sup>30</sup> a Reduced Power Mode (RPM). This trades off first detection latency (from RPM) against power consumption. Typical power reductions of 2 to 6x are possible, as the RPM measurement rate is reduced. For further details refer to **TNxAN00061 aXiom Touch Controller Reduced Power Mode**.

---

<sup>30</sup>Either automatically or by command).

**9.2.6 CMOS I/O Characteristics**

<b>Symbol</b>	<b>Parameter</b>	<b>Range</b>	<b>Units</b>
V <sub>IL</sub>	Logic low input @ 1.8V VDDI	-0.3 to 0.63	V
V <sub>IH</sub>	Logic high input @ 1.8V VDDI	1.2 to 3.6	V
V <sub>OL</sub>	Logic low output @ 1.8V VDDI, 1.5mA sink	0.5 max	V
V <sub>OH</sub>	Logic high output @ 1.8V VDDI, 1.5mA source	1.4 min	V
R <sub>WPU</sub>	Weak pull up resistance @ 1.8V VDDI (where applicable)	69 - 201	KΩ
I <sub>IL</sub>	Input leakage current	±1 max	uA

Table 9.2.6-1: CMOS I/O Characteristics (1.8V)

<b>Symbol</b>	<b>Parameter</b>	<b>Range</b>	<b>Units</b>
V <sub>IL</sub>	Logic low input @ 3.3V VDDI	-0.3 to 0.8	V
V <sub>IH</sub>	Logic high input @ 3.3V VDDI	2.0 to 3.6	V
V <sub>OL</sub>	Logic low output @ 3.3V VDDI, 4mA sink	0.5 max	V
V <sub>OH</sub>	Logic high output @ 3.3V VDDI, 4mA source	2.4 min	V
R <sub>WPU</sub>	Weak pull up resistance @ 3.3V VDDI (where applicable)	34 - 74	KΩ
I <sub>IL</sub>	Input leakage current	±1 max	uA

Table 9.2.6-2: CMOS I/O Characteristics (3.3V)

9.2.7 Slave I<sup>2</sup>C Characteristics

The AX198A-2D implements a Slave I<sup>2</sup>C interface that is compliant with industry standards. It supports both Standard-mode (100KHz) and Fast-mode (400KHz). Addressing is 7-bit. Clock stretching support by the host *is* required.

Bus timings are as per **UM10204 I<sup>2</sup>C-bus specification and user manual Rev. 6 — 4 April 2014**. The general form of an I<sup>2</sup>C transaction is shown below. Additional I/O and timing parameters can be found in the aforementioned document in Table 9 and Table 10.




Figure 9.2.7-1: Typical I<sup>2</sup>C Transaction and Parameters

Symbol	Parameter	Min	Max	Units
T <sub>hd;sta</sub>	Start bit hold time	600	-	ns
T <sub>high</sub>	Clock high period	600	-	ns
T <sub>low</sub>	Clock low period	1300	-	ns
T <sub>su;dat</sub>	Data setup time	100	-	ns
T <sub>hd;dat</sub>	Data hold time	0	-	ns
T <sub>cstr</sub>	Maximum clock stretch by slave	-	5	us
T <sub>su;sto</sub>	Stop bit setup time	600	-	ns
T <sub>bu</sub>	Bus free time between stop and start	1300	-	ns

Table 9.2.7-1: Timings

9.2.8 Slave SPI Characteristics

The AX198A-2D implements a Slave SPI interface that is compliant with industry standards. It supports Mode 0 communication at up to 4MHz. The most significant bits of 8-bit data fields are exchanged first.




Figure 9.2.8-1: Typical SPI Transaction and Parameters

Symbol	Parameter	Min	Max	Units
$T_{hiz:ss}$	nSS transition to MISO transition to/from HiZ	-	20	ns
$T_{dsu}$	Data setup time (MOSI to SCK)	20	-	ns
$T_{dhd}$	Data hold time (SCK to MISO)	50	-	ns
$T_{sckhi}$	SCK high period <sup>31</sup>	100	-	ns
$T_{scklo}$	SCK low period <sup>32</sup>	100	-	ns
$T_{recovery}$	Slave recovery time, ready for next transfer <sup>33</sup>	-	45	us

Table 9.2.8-1: Timings

<sup>31</sup>Subject to maximum SCK frequency of 4MHz.

<sup>32</sup>Subject to maximum SCK frequency of 4MHz.

<sup>33</sup>The host must ensure that it does not violate this recovery time by ensuring that transfers are spaced apart sufficiently to let the slave prepare for the next transfer. Violating this timing will result in undefined Slave behaviour, possibly lasting beyond the initial violated transfer.

### 9.2.9 Master I<sup>2</sup>C Characteristics

The Master I<sup>2</sup>C interface implemented in the AX198A-2D is intended for communication with one or more 3rd party slave devices. The characteristics of the interface are identical to those of the Slave I<sup>2</sup>C interface. See **9.2.7 Slave I<sup>2</sup>C Characteristics** for details. The Master I<sup>2</sup>C interface supports clock stretching by a connected slave.

**9.2.10 Capacitance Ranges and Drive Limits**

<i>Symbol</i>	<i>Parameter</i>	<i>Absolute min</i>	<i>Recommended min</i>	<i>Recommended max</i>	<i>Absolute max</i>	<i>Units</i>
$F_{EXC}$	Excitation frequency	30	50	250	500	KHz
$V_{EXC-TRANS}$	Trans Cap excitation voltage pk-to-pk (centered around VDDA/2)	0	2.5	2.5	VDDA-0.6	V
$V_{EXC-ABS}$	Abs cap excitation voltage pk-to-pk (centered around VDDA/2)	0	2.4	2.4	VDDA-0.9	V
$C_{SHIELD2DCTS}$	Total capacitance to GND on SHIELD2DCTS	-	-	-	20	nF
$C_{SHIELDAUX}$	Total capacitance to GND on SHIELDAUX	-	-	-	20	nF
$C_{ABCD-TRANS}$	Total Trans Capacitance load on only A, C, D or E pin	0.5	1.25	2.5	5	pF
$C_{ABCD-ABS}$	Total Abs Capacitance to GND on only A, C, D or E pin	20	-	200	500	pF
$C_{AUX-ABS}$	Total Abs Capacitance to GND on only AUX pin	20	-	-	1000	pF

Table 9.2.10-1: Capacitance Ranges and Drive Limits

Note that  $F_{EXC}$ ,  $V_{EXC-TRANS}$ ,  $V_{EXC-ABS}$  can be directly controlled via the device’s configuration registers, so ensuring that the limits are met by tuning. The capacitance limits relate to external factors arising from the attached sensor and associated tracking.

**9.2.11 Non-volatile Memory Characteristics**

<b>Symbol</b>	<b>Parameter</b>	<b>Range</b>	<b>Units</b>
$N_{EC}$	Number of erase cycles	10000	cycles
$t_{DR}$	Data retention @ 85°C $T_A$	10	years
EDAC	Error detection and correction	Detect and correct all 1-bit errors Detect all 2-bit errors	-

Table 9.2.11-1: Non-volatile Memory Characteristics

### 9.2.12 Device BIST Capabilities

- RAM self tests.
- NVM EDAC (see **9.2.11 Non-volatile Memory Characteristics**).
- Code execution protection using Watchdog Timer clocked by separate internal oscillator.
- Checksum over NVM.
- Checksum over volatile configuration.
- Checksum over non-volatile configuration.
- Out of range VDDA detection.
- Out of range Acquisition Engine reference capacitor checks.
- Interrupt pin test.
- Cross-check main CPU and RTC/watchdog oscillators against each other.
- Configurable "Heartbeat" report to host allows BIST trigger (limited range) and live status plus a cross check of the timing period/CPU main oscillator rate.

### 9.2.13 Sensor BIST Capabilities

- All sense channels allow detection of CTS and CDS impedance leakage of up to 200K $\Omega$  to any net.
  - Test can be triggered by host command and optionally run at device boot-up.
- Detection of opens on CTS and CDS electrode channel by configurable signal limits.
  - Test can be triggered by host command and also run periodically using Heartbeat tick.
- Separate signal limit tests for Trans Cap, Abs Cap and AUX.
- Separate test limits for the middle, edges and corners of a CTS (Trans Cap mode) to improve fault coverage.



9.2.14 2D CTS Diagonal Size Range Guide








Figure 9.2.14-1: 2D CTS Diagonal Size Range Guide

Appendix A Package Drawings

A.1 LQFP256-EP28281404

A.1.1 Package Information




SYMBOL	MILLIMETER		
	MIN.	NOM.	MAX.
A	---	---	1.6
A1	0.05	---	0.15
A2	1.35	1.40	1.45
D	30 BSC.		
D1	28 BSC.		
E	30 BSC.		
E1	28 BSC.		
M	9.4	9.5	9.6
N	9.4	9.5	9.6
R2	0.08	---	0.2
R1	0.08	---	---
$\theta$	0°	3.5°	7°
$\theta_1$	0°	---	---
$\theta_2$	11°	12°	13°
$\theta_3$	11°	12°	13°
c	0.09	---	0.2
c1	0.09	---	0.16
L	0.45	0.60	0.75
L1	1 REF		
S	0.2	---	---
b	0.13	0.18	0.23
b1	0.13	0.16	0.19
e	0.4 BSC.		
TOLERANCES OF FORM AND POSITION			
aaa	0.1		
bbb	0.2		
ccc	0.08		
ddd	0.07		
eee	0.05		


LQFP 256 pin Exposed Pad  
28 mm x 28 mm x 1.4 mm

Figure A.1.1-1: Package Drawing

A.1.2 Footprint Information



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN



SOLDER PASTE EXAMPLE  
BASED ON 0.1mm THICK STENCIL

75% PRINTED SOLDER COVERAGE BY AREA  
UNDER PACKAGE

FOR REFERENCE ONLY

Figure A.1.2-1: Footprint Drawing

**A.1.3 Layout and Routing Considerations for VDDA tracks**

To maximize SNR performance special care must be taken when laying out VDDA power traces.

The maximum tolerated voltage drop *between* VDDA pins varies. The table below should be used for estimation of device current consumption into each VDDA pin to allow estimation of the voltage drops in your PCB layout (the IR voltage drop). You must then check that they are within the allowed range as listed below.

Pin	Type	Max Current (mA)	$\Delta V$
17	VDDA	25	<0.5mV $\Delta V$ between these pins
49	VDDA	25	
67	VDDA	50	
86	VDDA	25	
104	VDDA	50	
130	VDDA	25	
190	VDDA	25	
216	VDDA	50	
238	VDDA	25	
254	VDDA	50	
174	VDDA	300	

In addition, the device has two VDDC pins, the following shall be observed.

Pin	Type	Max Current (mA)	$\Delta V$
33	VDDC	150	<10mV $\Delta V$ between these two pins
173	VDDC	150	

The images provided are for general guidance. Gerber files for reference designs can be provided by TouchNetix on demand.

Please note: any reference material provided shall be taken as guidance only. PCB designers must ensure to run power/current analysis on their designs to make sure they are compliant with the requirements outlined above.




Figure A.1.3-1: C-shaped power routing, balanced amongst all VDDA pins.




Figure A.1.3-2: Note the use of the widest possible tracking and multiple vias for all VDD tracks.




Figure A.1.3-3: Note the wide tracking joining all VDDC pins.


### A.1.4 Package Thermal Characteristics

$\theta_{JA}$  (junction to ambient <sup>34</sup>): 12°C/W.

### A.1.5 PCB Footprint Notes

The LQFP256 package has an exposed center GND pad that must be soldered and via'd to suitable copper regions on a 4-layer PCB to help improve the thermal conductivity from junction to ambient. Follow these rules to achieve the stated thermal performance:

1. Use a center GND PCB pad (to connect to device's exposed pad) which is 10mm x 10mm, using a solder paste stencil that is cross hatched (e.g. 1.5mm square pads) to avoid excessive solder.




2. The center pad must have a minimum of 81 off, 0.3mm diameter, plugged<sup>35</sup> vias connecting to GND floods on the layers below.

3. Signal traces should not be routed under the device body to allow maximal copper flood under the device body without adding capacitive burden to the driven shield signals<sup>36</sup>.

4. Where possible use 2oz copper (finished) on the PCB outer layers to improve heat flow.

5. Use a GND flood that extends on each layer up to the device pins, under the entire device body area (noting that power trace(s) will likely need to bisect the flood on one inner layer).

6. Use extra 0.3mm regular or plugged vias placed on a 1.5mm pitch to "stitch" the GND floods together electrically and thermally under the device.



7. Extend a copper GND flood from underneath the body, past the non-sensing pins (i.e. predominantly on one package edge) on the bottom layer of the PCB to create an extra area of at least 25mm x 25mm. Keep this area wide and continuous and avoid adding narrow necks or meanders so that the area functions as a good thermal conductor away from the device .

8. For further details please see **TNxAN00037 aXiom Touch Controller Sensor Channel Routing**. If uncertain, please contact TNx.

The above rules assume a 4-layer (minimum) PCB and that the design goal is to meet 105°C ambient temperature operation. In situations where a lower operating temperature is required (e.g. Industrial/Medical) these rules can be relaxed to a 2-layer PCB but, special care should be taken to optimize the outer layer copper floods on the rear side to allow enough heat to flow away from the device.

<sup>34</sup>When soldered to PCB as described in **A.1.5 PCB Footprint Notes**.

<sup>35</sup>To avoid solder wicking from under the body during reflow.

<sup>36</sup>maximum added capacitance to the SHIELD2DCTS or SHIELDAUX nets must not be greater than 100pF.


**A.1.6 Soldering**

Package Moisture Sensitivity Level according to JEDEC J-STD-020: MSL 3

Solder Reflow Peak Temperature: 60 s @ 260 °C

A.2 LFBGA256

A.2.1 Package Information



	SYMBOL	COMMON DIMENSIONS		
		MIN.	NOR.	MAX.
TOTAL THICKNESS	A	---	---	1.4
STAND OFF	A1	0.36	---	0.46
SUBSTRATE THICKNESS	A2	---	0.21	REF
MOLD THICKNESS	A3	---	0.7	REF
BODY SIZE	D	---	13	BSC
	E	---	13	BSC
BALL DIAMETER		---	0.5	
BALL OPENING		---	0.4	
BALL WIDTH	b	0.44	---	0.64
BALL PITCH	e	---	0.8	BSC
BALL COUNT	n	---	256	
EDGE BALL CENTER TO CENTER	D1	---	12	BSC
	E1	---	12	BSC
BODY CENTER TO CONTACT BALL	SD	---	0.4	BSC
	SE	---	0.4	BSC
PACKAGE EDGE TOLERANCE	aaa	---	0.1	
MOLD FLATNESS	bbb	---	0.2	
COPLANARITY	ddd	---	0.15	
BALL OFFSET (PACKAGE)	eee	---	0.15	
BALL OFFSET (BALL)	fff	---	0.08	

NOTES:


- △ DIMENSION b IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO DATUM PLANE C.
- △ DATUM C (SEATING PLANE) IS DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
- △ PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE.

PACKAGE OUTLINE  
 256 BALLS LFBGA  
 13 X 13 X 1.4 MM 0.8 PITC

Figure A.2.1-1: Package Drawing




A.2.2 Footprint Information




LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN



NON SOLDER MASK  
DEFINED  
(PREFERRED)



SOLDER MASK  
DEFINED  
(NON PREFERRED)



SOLDER PASTE EXAMPLE  
BASED ON 0.1mm THICK STENCIL

FOR REFERENCE ONLY

Figure A.2.2-1: Footprint Drawing

**A.2.3 Layout and Routing Considerations for VDDA tracks**

To maximize SNR performance special care must be taken when laying out VDDA power traces.

The maximum tolerated voltage drop *between* VDDA pins varies. The table below should be used for estimation of device current consumption into each VDDA pin to allow estimation of the voltage drops in your PCB layout (the IR voltage drop). You must then check that they are within the allowed range as listed below.

Pin	Type	Max Current (mA)	$\Delta V$
D1	VDDA	25	<0.5mV $\Delta V$ between these pins
M1	VDDA	25	
T1	VDDA	50	
T6	VDDA	25	
T11	VDDA	50	
T16	VDDA	25	
A16	VDDA	25	
A11	VDDA	50	
A6	VDDA	25	
A1	VDDA	50	
E16	VDDA	300	

In addition, the device has two VDDC pins, the following shall be observed.

Pin	Type	Max Current (mA)	$\Delta V$
H1	VDDC	150	<10mV $\Delta V$ between these two pins
F16	VDDC	150	

The images provided are for general guidance. Gerber files for reference designs can be provided by TouchNetix on demand.

Please note: any reference material provided shall be taken as guidance only. PCB designers must ensure to run power/current analysis on their designs to make sure they are compliant with the requirements outlined above.




Figure A.2.3-1: C-shaped power routing, balanced amongst all VDDA pins.




Figure A.2.3-2: Note the wide tracking joining all VDDC pins.




Figure A.2.3-3: Maximise bottom layer ground under LFBGA256 package.




Figure A.2.3-4: Note that shield separation is needed between TX and RX channels. This will vary on the profile used in the device.




Figure A.2.3-5: Top layer breakout and suggested decoupling placements.




Figure A.2.3-6: Suggested inner layer breakout

The board stack-up should be a minimum of 6 layers ensuring ground is flooded directly under the LFBGA256 package. The remaining area directly adjacent to the TX and RX signals should be flooded with shield2DCTS.

For more information please refer to **TNxAN00037 aXiom Touch Controller Sensor Channel Routing**. If uncertain, please contact TNx.

#### A.2.4 Package Thermal Characteristics

$\theta_{JA}$  (junction to ambient <sup>37</sup>) : 23°C/W.

#### A.2.5 Soldering

Package Moisture Sensitivity Level according to JEDEC J-STD-020: MSL 3

Solder Reflow Peak Temperature: 60 s @ 260 °C

<sup>37</sup>When soldered to PCB as described in **A.2.5 Soldering**.

## Appendix B References

TNxAN00035 aXiom Touch Controller Comms Protocol.  
TNxAN00037 aXiom Touch Controller Sensor Channel Routing.  
TNxAN00043 aXiom Touch Controller Bootloader.  
TNxAN00045 aXiom Touch Controller Comms Quick Start Guide.  
TNxAN00048 aXiom Touch Controller EMC Report.  
TNxAN00051 aXiom Driver Guide.  
TNxAN00052 aXiom Project Flow.  
TNxAN00056 aXiom Self Test.  
TNxAN00061 aXiom Touch Controller Reduced Power Mode.  
TNxD00442 Production Process with aXiom Devices.  
TNxAN00047 aXiom Touch Controller Sensor Testing.  
TNxAN00042 aXiom Touch Controller Sensor Compatibility.  
TNxAN00060 aXiom AX198A Touch Controller Programmer's Guide.  
TNxAN00071 aXiom Touch Controller AX198A EVK Quick Start Guide.

**Note:** Release of the above documents may require a specific NDA to be in place, please contact TouchNetix for more details.

## Appendix C Legal Copyright and Disclaimer

This document is Copyright (c) 2024 TouchNetix Ltd.

The device described in this datasheet (or application note) is covered by one or more UK and corresponding international patents or patents pending.

TouchNetix®, TouchNetix logo aXiom® and aXiom logo and combinations thereof, and others are registered trademarks or trademarks of TouchNetix Ltd in the UK and other countries. **DISCLAIMER:** The information in this document is provided solely in connection with TouchNetix products. No license, express or implied to any intellectual property right is granted through this document or in connection with the sale of any TouchNetix products. EXCEPT AS SET FORTH IN THE TOUCHNETIX TERMS AND CONDITIONS OF SALE WHICH ARE AVAILABLE ON REQUEST, TOUCHNETIX ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, ANY IMPLIED WARRANTY OF MERCHANTABILITY, ANY FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL TOUCHNETIX BE LIABLE FOR ANY DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF THE POSSIBILITY OF SUCH DAMAGES HAS BEEN COMMUNICATED TO TOUCHNETIX. TouchNetix does not make any representations or warranties with respect to the accuracy or completeness of the contents of this document and always reserves the right to make changes to product specifications and descriptions at any time without notice, although without specific commitment to do so. Unless specifically agreed in advance, TouchNetix products are not suitable for, and shall not be used in, automotive applications. TouchNetix products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life. **MISSION or SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER:** TouchNetix products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without the specific written consent of an authorised Director of TouchNetix Ltd. Safety-Critical Applications include, without limitation, systems or devices which are designed to support life. TouchNetix products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by TouchNetix as being of a suitable grade. TouchNetix products are not designed nor intended for use in automotive applications unless specifically designated by TouchNetix as automotive-grade. It is the duty of the designer using the product(s) described in this document to ensure that they are suitable for the intended application and that the performance of the TouchNetix product has been thoroughly verified and qualified in all expected operating conditions and environments.

## Appendix D Document History

Revision	Date	Change summary
A1	12/06/2022	Preliminary release
A2	21/12/2022	Updates to Grammar, word spacing, punctuation and changes to Absolute Max and I/C characteristics tables.
A3	21/03/2023	Change to the Ordering Information table, a correction to the Absolute Max value correction for Ts and Tj values, and change measurement criteria for VOH from max to min in the IO tables.
B1	16/06/2023	Addition of the LFBGA256 package details to the Datasheet and added a new sub-section to highlight specific soldering temperature requirements in line with the ACE-Q100 qualification.
B2	10/08/2023	Update of a disclaimer to the reference page to highlight that before access is permitted to some documents, an NDA is required. Some referenced documents are hidden from the reference list as not currently shared in the document pack, no longer a used document or not released. Updated reference link for new Dials on display document and added to the reference list. Updated ordering information.
B3	13/8/2024	Updated Soldering information for BGA package.
B4	28/03/2024	nReset capacitor value corrected to 10nF from 20nF. Change reference to shield from Driven Trace (DT) to Shield2DTCS and ShieldAUX from AUXDT on reference schematic.
B5	11/10/2024	Added Footprint information and Bootloader part number details.